DESIGN OF AN ULTRA-LOW VOLTAGE ANALOG-FRONT-END FOR AN ELECTROENCEPHALOGRAPHY SYSTEM

BY

ALFREDO FARID BAUTISTA DELGADO

JUNE 2009
The members of the thesis committee hereby approve the thesis of Alfredo Farid Bautista Delgado as a partial fulfillment of the requirements for the degrees:

**Ph.D. in Information Technology and Communications**

**Ph.D. in Micro Nano Electronics**

Thesis Committee

Sergio Omar Martínez Chapa, Ph.D.  
ITESM, Monterrey Campus  
Thesis Advisor

Olivier Rossetto, Ph.D.  
Université Joseph Fourier  
Thesis Advisor

Alejandro Díaz Sánchez, Ph.D.  
INAOE  
Thesis Reviewer

Bruno Allard, Ph.D.  
Institut National des Sciences Appliquées  
Thesis Reviewer

Graciano Dieck Assad, Ph.D.  
ITESM, Monterrey Campus  
Thesis Jury

Skandar Basrour, Ph.D.  
Université Joseph Fourier  
Thesis Jury

Joaquín Acevedo, Ph.D.  
ITESM, Monterrey Campus  
Director of the Graduate Programs in Engineering
In memory of my grandmother Esther Bautista
Acknowledgments

This work was done in the ITESM’ BioMems Laboratory (Monterrey Campus) in collaboration with the Laboratoire de Physique Subatomique et Cosmologie (LPSC) of Grenoble, France. The advisors of this work were Sergio Omar Martínez Chapa, Ph.D. and Olivier Rossetto, Ph.D.

I would like to thank to my wife, to my parents and to my sister for their support. Specially, I want to thank to both of my advisors for their guidance and their support through all the thesis development. I thank also to Laurent Gallin-Martel, Jean-Luc Bouly and Jean-Pierre Scordilis for all their help during the test board development.

I thank also to Axel Doucerain, Marie-Caroline du Réau, Yann Rousel, Elodie Munoz, Amanda Juarez, Charly Guille, David Hernandez, Lina Ruiz, Jorge Pérez and Adriana Warzecha for their friendship and support during my stay in France.

And finally, I want to thank to my best friends that support me all the time: Ivan Lozada, Francisco Caballero, Castulo Vela and Ricardo Hutchinson.
Abstract

In this dissertation a full custom Analog Front End (AFE) integrated circuit (IC) for an Electroencephalography system (EEG) is designed and implemented. The AFE consists of an ultra-low voltage amplifier and a Continuous-Time ΣΔ Analog-to-Digital converter (CT ΣΔ ADC). The AFE was implemented in 0.35 μm CMOS process technology, and it works with a supply voltage of 0.5V.

In order to provide a true low voltage operation, all the transistors are working in the subthreshold region. The proposed preamplifier’s topology consists of an input stage based on a folded cascoded amplifier and an output stage based on a current source amplifier.

The CT ΣΔ Modulator was selected to provide a very low power dissipation. The decimation stage is based in a Finite Impulse Response (FIR) filter. The Modulator works with a supply voltage of 0.5V while the FIR stage, which was not optimized, works with a 1V power supply voltage.

Testing results show that the OTA has an open loop gain of 38.8dB and 18.6 dB in its 1st and 2nd stages, respectively. Also, the OTA device has bandwidths in its 1st and 2nd stages of 10.23KHz and 6.45KHz, respectively. Other obtained OTA characteristics are: output noise of 1.4mVrms@100Hz and power dissipation of 1.89μW. The ADC shows the following characteristics: SNR of 94.2dB, ENOB of 15.35bits, INL of +0.34/-2.3 LSB, DNL +.783/-0.62 LSB without missing single code. The modulator dissipates only 7μW. The proposed AFE has one of the best performance among all the devices reviewed in today’s literature. The AFE’s performance make it suitable for biomedical low-power dissipation applications such as portable EEG devices.

In addition to the CT-ΣΔ modulator developed in 0.35μm CMOS technology, an alternative Modulator was designed using a 0.13μm CMOS technology, based on the Discrete Time counterpart. The simulation shows a SNR of 92dB and ENOB of 14.99dB for an oversampling rate (OSR) of 150.
# Contents

List of Tables iv

List of Figures v

<table>
<thead>
<tr>
<th>Chapter 1 Introduction</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1 Motivation</td>
<td>1</td>
</tr>
<tr>
<td>1.2 Proposed ABCI system</td>
<td>2</td>
</tr>
<tr>
<td>1.3 Thesis Organization</td>
<td>4</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Chapter 2 An Overview of Brain Computer Interface System</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1 Brain Computer Interface</td>
<td>5</td>
</tr>
<tr>
<td>2.2 Functional blocks of a BCI</td>
<td>5</td>
</tr>
<tr>
<td>2.2.1 Signal acquisition</td>
<td>6</td>
</tr>
<tr>
<td>2.2.2 Signal processing</td>
<td>6</td>
</tr>
<tr>
<td>2.2.3 The output device</td>
<td>6</td>
</tr>
<tr>
<td>2.3 BCI approaches</td>
<td>6</td>
</tr>
<tr>
<td>2.4 Classification of BCI</td>
<td>7</td>
</tr>
<tr>
<td>2.4.1 Invasive and non-invasive BCI</td>
<td>7</td>
</tr>
<tr>
<td>2.4.2 Synchronous and asynchronous BCI</td>
<td>7</td>
</tr>
<tr>
<td>2.4.3 Universal and individual BCI</td>
<td>8</td>
</tr>
<tr>
<td>2.4.4 Online and offline BCI</td>
<td>8</td>
</tr>
<tr>
<td>2.4.5 EEG features</td>
<td>8</td>
</tr>
<tr>
<td>2.5 Electroencephalography</td>
<td>10</td>
</tr>
<tr>
<td>2.5.1 Electrodes for EEG</td>
<td>10</td>
</tr>
<tr>
<td>2.5.2 10-20 system</td>
<td>11</td>
</tr>
<tr>
<td>2.5.3 Recording scheme</td>
<td>11</td>
</tr>
<tr>
<td>2.5.4 EEG signals features</td>
<td>12</td>
</tr>
<tr>
<td>2.6 State of the Art</td>
<td>16</td>
</tr>
<tr>
<td>2.6.1 EEG devices</td>
<td>16</td>
</tr>
<tr>
<td>2.6.2 BCI devices</td>
<td>16</td>
</tr>
<tr>
<td>2.7 Conclusions</td>
<td>19</td>
</tr>
</tbody>
</table>
# Chapter 3 Theoretical Background

3.1 Low-voltage design techniques for standard CMOS technology .......................... 20
   3.1.1 The Composite Transistor ......................................................... 21
   3.1.2 The Lateral BJT ................................................................. 22
   3.1.3 Forward-Biased Bulk-Source ................................................... 23
   3.1.4 Bulk-Driven MOSFETs ......................................................... 24
   3.1.5 Limitations of circuits in strong-inversion working with low-voltage
        power supply ................................................................. 26
3.2 Subthreshold ............................................................................. 28
3.3 Noise in CMOS transistors ..................................................... 30
   3.3.1 Thermal noise .................................................................. 30
   3.3.2 Thermal noise in MOSFETs .................................................. 31
   3.3.3 Flicker noise .................................................................. 32
   3.3.4 Bulk-Driven noise model ..................................................... 33
3.4 ADC architectures ................................................................. 34
   3.4.1 Flash ............................................................................ 34
   3.4.2 Pipelined ......................................................................... 35
   3.4.3 Successive approximation register (SAR) ................................. 36
   3.4.4 Sigma-Delta (ΣΔ) ............................................................. 37
3.5 Selecting an ADC architecture ................................................ 38
3.6 ΣΔ Modulation ........................................................................ 38
   3.6.1 Performance Metrics for the ΣΔ ADC .................................... 42
   3.6.2 Traditional ΣΔ ADC Topology ............................................. 44
   3.6.3 Cascade Modulators .......................................................... 49
   3.6.4 Modulator Loop Filter Stability and Scaling ............................ 52
   3.6.5 CT ΣΔ Modulator ............................................................. 54
   3.6.6 DT to CT conversion of ΣΔ Modulators ................................ 55
   3.6.7 DACs in CT ΣΔ Modulation ............................................... 58
3.7 State-of-the-Art in CMOS Amplifiers and ΣΔ ADC .................. 59
   3.7.1 Low voltage amplifiers ....................................................... 59
   3.7.2 ΣΔ ADCs ....................................................................... 61
3.8 Conclusions ............................................................................. 63

# Chapter 4 A 0.35μm CMOS Analog Front End Design

4.1 Ultra-Low-Voltage Amplifier .................................................. 64
   4.1.1 First OTA stage ................................................................ 65
   4.1.2 Output OTA stage design ................................................... 72
   4.1.3 Biasing Circuits ............................................................... 75
4.2 Low-voltage low-power CT ΣΔ ADC ......................................... 84
   4.2.1 Ideal Model ..................................................................... 85
List of Tables

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1</td>
<td>Modified Z-transform equivalences.</td>
</tr>
<tr>
<td>3.2</td>
<td>Low-voltage amplifiers specification.</td>
</tr>
<tr>
<td>3.3</td>
<td>DT $\Sigma\Delta$ ADC specification.</td>
</tr>
<tr>
<td>3.4</td>
<td>CT $\Sigma\Delta$ ADC specification.</td>
</tr>
<tr>
<td>4.1</td>
<td>OTA transistors dimensions.</td>
</tr>
<tr>
<td>4.2</td>
<td>OTA’s output stage transistors’ dimensions.</td>
</tr>
<tr>
<td>4.3</td>
<td>OTA performance summary.</td>
</tr>
<tr>
<td>4.4</td>
<td>OSR for first to third modulator’s order.</td>
</tr>
<tr>
<td>4.5</td>
<td>Resistors values for second and third modulator’s order.</td>
</tr>
<tr>
<td>4.6</td>
<td>Transistor dimensions of the OTA.</td>
</tr>
<tr>
<td>4.7</td>
<td>Summarized results of the Modulator’s OTA.</td>
</tr>
<tr>
<td>4.8</td>
<td>Modulator performance summary.</td>
</tr>
<tr>
<td>5.1</td>
<td>ULV-OTA comparison summary.</td>
</tr>
<tr>
<td>5.2</td>
<td>CT$\Sigma\Delta$ modulator comparison summary.</td>
</tr>
<tr>
<td>6.1</td>
<td>ULV-OTA transistors dimensions.</td>
</tr>
<tr>
<td>6.2</td>
<td>ULV-OTA comparison summary.</td>
</tr>
<tr>
<td>6.3</td>
<td>DT-$\Sigma\Delta$ Modulator performance.</td>
</tr>
<tr>
<td>7.1</td>
<td>ULV-OTA comparison summary.</td>
</tr>
<tr>
<td>7.2</td>
<td>Low-voltage amplifiers specification comparison.</td>
</tr>
<tr>
<td>7.3</td>
<td>CT$\Sigma\Delta$ modulator comparison summary.</td>
</tr>
<tr>
<td>7.4</td>
<td>CT $\Sigma\Delta$ ADC specification comparison.</td>
</tr>
<tr>
<td>7.5</td>
<td>DT-$\Sigma\Delta$ Modulator performance.</td>
</tr>
</tbody>
</table>
List of Figures

1.1 Proposed EEG-based ABCI system ........................................ 3
1.2 Proposed Analog-Front-End ............................................. 3

2.1 Types of electrode for EEG recording. [5] ............................... 11
2.2 EEG electrode 10-20 system. [5] ........................................ 12
2.3 Beta activity waves [5] and associated spectrum [8]. .................. 14
2.4 Wave [5] and spectrum of Alpha activity [8]. ......................... 15
2.5 Waves [5] and spectrum of Theta activity [8]. ......................... 15
2.6 EEG recording systems. Left: Stationary system. Right: Ambulatory system (Grass Telefactor) ........................................ 16
2.7 Sensorimotor rythm BCI .................................................. 17

3.1 Supply voltage and threshold voltage of different technologies. (Taken from [27]) .................................................. 21
3.2 Composite transistor. (Taken from [30]). ............................... 22
3.3 Cross-section of a NMOS transistor implemented in a p-well technology and its symbol. (Taken from [32]). ....................... 22
3.4 Cross-section of forward bias NMOS transistor (Taken from [33]). .................................................. 23
3.5 Cross-section of bulk-driven MOSFET (Taken from [33]). .......... 24
3.6 Measured linear $I_D$ Vs. $V_{BS}$ for the bulk-driven MOSFET and $V_{GS}$ for the standard MOSFET (Taken from [28]). ............... 25
3.7 Voltage source thermal noise in resistance. ........................... 30
3.8 Current source thermal noise model. .................................. 31
3.9 Thermal noise in a MOSFETs operating in saturation. .......... 31
3.10 Thermal noise in a MOSFET operating in ohmic region. .......... 32
3.11 Flicker noise corner frequency. ........................................ 33
3.12 Trade-off between resolution and sampling rate. ................... 34
3.13 Block diagram of a flash ADC ........................................ 35
3.14 ADC pipelined with sample and hold before a Multiplexer and One stage of the pipelined ADC ........................................ 36
3.15 Block diagram of a SAR ADC ........................................ 36
3.16 Block diagram of a $\Sigma \Delta$ ADC ................................... 37
3.17 Loop filter, signal and noise transfer function of a $\Sigma \Delta$ modulator. .................................................. 40
3.18 Input and output waveforms of a first-order $\Sigma\Delta$ modulator with single bit quantizer.  
3.19 Input and output waveforms of a first-order $\Sigma\Delta$ modulator with a four-bit quantizer.  
3.20 Loop filter, signal and noise transfer function of a band pass $\Sigma\Delta$ modulator.  
3.21 Definitions of the performance metrics used to characterize a $\Sigma\Delta$ ADC.  
3.22 The first-order single-loop $\Sigma\Delta$ modulator.  
3.23 The second-order single-loop $\Sigma\Delta$ modulator.  
3.24 General block diagram of the $n-th$ order single-loop $\Sigma\Delta$ modulator.  
3.25 Ideal noise transfer functions of $\Sigma\Delta$ modulator.  
3.26 Figure (a) to (d): output spectrum of first-order to fourth-order single loop single-bit $\Sigma\Delta$ modulators.  
3.27 Cascade $\Sigma\Delta$ modulators.  
3.28 The first-order single-loop $\Sigma\Delta$ modulator.  
3.29 Continuous Time $\Sigma\Delta$ Modulator.  
3.30 Loop filter representation for DT and CT modulators. Left: DT modulator. Right: CT modulator.  
3.31 NRZ pulse.  
3.32 RZ pulse.  
3.33 Ultra Low Voltage body-input OTA.  
3.34 Ultra Low Voltage gate-input OTA.  
3.35 CT $\Sigma\Delta$ Modulator.  
3.36 CT $\Sigma\Delta$ Modulator.  

4.1 Proposed Analog-Front-End.  
4.2 ULV OTA block diagram.  
4.3 Ultra Low Voltage OTA.  
4.4 Classical Folded Cascode OTA configuration.  
4.5 OTAs small signal model.  
4.6 First stage open loop gain.  
4.7 Common mode rejection ratio.  
4.8 Total Input referred noise.  
4.9 First stage OTA's layout.  
4.10 Output OTA.  
4.11 Output OTAs small signal model.  
4.12 Output stage open loop gain.  
4.13 Output stage output voltage swing.  
4.14 Output stage OTA’s layout.  
4.15 Biases diagram.  
4.16 PTAT circuit.  
4.17 IPTAT behaviour.  
4.18 Vptat layout.  

vi
4.19 VL bias circuit. .......................................................... 78
4.20 IL histogram for a process variation simulation. .................. 79
4.21 VL bias layout .......................................................... 79
4.22 VOCM biasing circuits. Left: Circuit for setting the $V_{o,cm}$. Right: Error Feedback circuit. .................. 80
4.23 $V_{ocm}$ variation against process variation .................. 80
4.24 Error amplifier layout ................................................. 81
4.25 Substrate bias circuit .................................................. 81
4.26 $V_{sub}$ layout .......................................................... 82
4.27 Ultra-Low-Voltage amplifier open loop gain .................. 82
4.28 Ultra-Low-Voltage amplifier offset ................................ 83
4.29 ULV-OTA layout ....................................................... 84
4.30 Modulator’s ideal model .............................................. 86
4.31 Left: Bitstream; Right: Bitstream’s PSD. .................. 86
4.32 Modulator’s dynamic range ......................................... 87
4.33 CT $\Sigma \Delta$ Modulator .............................................. 87
4.34 Current source amplifier based OTA for a $\Sigma \Delta$ ADC .............................................. 88
4.35 Output OTAs small signal model .................................. 89
4.36 ADC’s amplifier open loop gain ................................... 89
4.37 ADC’s amplifier common mode rejection ratio .............. 90
4.38 ADC’s amplifier input referred noise ................................ 90
4.39 ADC’s amplifier offset ................................................ 91
4.40 Amplifier’s layout ...................................................... 91
4.41 Single bit quantizer .................................................... 92
4.42 RZ DAC’s layout ...................................................... 93
4.43 Return to zero DAC ................................................... 94
4.44 RZ DAC’s layout ...................................................... 94
4.45 FIR diagram .......................................................... 95
4.46 Multiplication diagram model ...................................... 95
4.47 FIR based decimator architecture ................................ 95
4.48 ADCs noise shape ..................................................... 96
4.49 CT $\Sigma \Delta$ Modulator .............................................. 96
4.50 AFE’s ASIC ............................................................ 98
5.1 Test card circuit .......................................................... 99
5.2 Blocks diagram of the test card ................................... 100
5.3 ULV-OTA test and information configuration .................. 101
5.4 Modulator test and information configuration .................. 103
5.5 Modulator with FIR test and information configuration ........ 104
5.6 ULV-OTA first stage open loop gain .............................. 105
5.7 Output referred noise. .............................................. 105
5.8 ULV-OTA second stage open loop gain. ....................... 106
5.9 Output swing. ....................................................... 106
5.10 Bitstream. ........................................................... 107
5.11 PSD of the bitstream. .............................................. 107
5.12 CT ADC dynamic range. ........................................... 108
5.13 Histogram, DNL and INL ......................................... 108

6.1 Second order DT ΣΔ Modulator. ................................. 111
6.2 Bitstream of the ideal model. .................................... 112
6.3 Bitstream’s PSD. ..................................................... 113
6.4 Modulator’s dynamic range. ...................................... 113
6.5 ADC circuit model. .................................................. 114
6.6 First stage ULV-OTA. ............................................... 116
6.7 OTAs small signal model .......................................... 117
6.8 First stage open loop gain. ....................................... 118
6.9 ULV-OTA second stage. ........................................... 119
6.10 Output OTAs small signal model ................................. 119
6.11 Open loop gain and phase of the second stage. ............... 120
6.12 Open loop gain and phase. ....................................... 121
6.13 Simulated Offset .................................................... 121
6.14 Amplifier settling time. .......................................... 122
6.15 SC-Common mode feedback circuit. ............................ 123
6.16 First stage output common mode. ............................... 123
6.17 Second stage output common mode. ............................ 124
6.18 Common mode Feedforward circuit. ........................... 124
6.19 Transmission gate circuit used as CMOS switch. ............... 125
6.20 Quatizer using D-latch. ........................................... 126
Acronym list

A

ABCI  Ambulatory Brain-Computer Interface
ADC  Analog to Digital Converter
AFE  Analog-Front-End
AMS  Austrian Mikro Systems
ANC  Adaptive Noise Cancelling
ASIC  Application-Specific Integrated Circuit

B

BCI  Brain Computer Interface
BW  Bandwidth

C

$C_{bs}$  Bulk to Source Capacitance
$C_d$  Depletion Capacitance
$C_{gb}$  Gate to Bulk Capacitance
CGA  Common Gate Amplifiers
$C_{gs}$  Gate to Source Capacitance
CLK  Clock
CMFB  Common Mode Feedback
CMFF  Common Mode Feedforward
CMRR  Common Mode Rejection Ratio
**CM** Common Mode

**CNS** Central Nervous System

$C_{OX}$ Oxide Capacitance

$C_S$ Source to Bulk Capacitance

**CSA** Current Source Amplifiers

**CT** Continuous-Time

**D**

**DAC** Digital to Analog Converter

**DNL** Differential Non-Linearity

**DR** Dynamic Ratio

**DT** Discrete Time

**E**

**EEG** Electroencephalogram

**EMG** Electromyogram

**ENOB** Effective Number of Bits

**ERD** Event-Retarded Synchronization

**F**

**FC** Folded Cascoded

**FIFO** First In First Out

**FIR** Finite Impulse Response

**FPGA** Field-Programmable Gate Array

$f_T$ Frequency response

**G**

**GBW** Gain Band-Width

$gm$ transconductance
\( g_{mb} \)  bulk transconductance

**H**

\( H_e \)  Noise Transfer function

\( H_x \)  Signal Transfer function

**I**

**ICMR**  Input Common Mode Range

**I_D**  Drain current

**I_{DO}**  Characteristic current

**IFSECN**  International Federation Commite Society of Electroencephalography

**INL**  Integral Non-Linearity

**ISI**  Inter-symbol Interference

**K**

\( k \)  Boltzmann constant

**K'**  gain coefficient

**L**

**L**  Length of a CMOS transistor

**M**

**MC**  Monte Carlo

**MEG**  Magnetoencephalography

**MSB**  Most Significant Bit

**MRI**  Magnetic Resonance Imaging

**N**

\( n \)  Slope factor

**NI**  National Instruments

**NMR**  Nuclear Magnetic Resonance
NRZ  Non-Return to Zero

O

OL  Overload Level

OSR  Oversampling Rate

OTA  Operational Transconductance Amplifier

P

$P_e$  Quantization noise power

PET  Positron Emission Tomography

PM  Phase Margin

PSD  Power Spectral Density

PTAT  Proportional to Absolute Temperature

Q

$q$  Magnitude of the electrical charge on the electron

R

$R$  Resistance

$R_{bi}$  Effective series bulk resistance

REM  Rapid Eye Movements

$R_{gi}$  Effective series gate-metal resistance

RTO  Return to Open

RZ  Return to Zero

S

$S$  Geometrical shape factor

SAR  Successive Approximation Register

SC  Switched Capacitor

SCP  Slow Cortical Potentials
**SINAD** Signal, Noise and Distortion

**SNDR** Signal to Noise-plus-Distortion Ratio

**SNR** Signal to Noise Ratio

**SW** Switch

**T**

\( T \) Absolute temperature

**U**

**ULV** Ultra Low Voltage

\( U_T \) Thermal voltage

**V**

\( V_{BS} \) Bulk to Source Voltage

\( V_{DS} \) Drain to Source Voltage

**VEP** Visual Evoked Potentials

\( V_G \) Gate to Bulk Voltage

\( V_{GS} \) Gate to Source Voltage

\( V_S \) Source to Bulk Voltage

\( V_T \) Threshold voltage

\( V_{TO} \) Threshold voltage for zero substrate bias

**W**

**W** Width of a CMOS transistor
Chapter 1

Introduction

1.1 Motivation

The Brain Computer Interface Systems (BCI) have become in recent years a growing field of research and development. Major efforts are to design interfaces for people with motor disabilities who need better technologies to improve their interaction with the environment. Ambulatory Brain-Computer-Interface (ABCI) helps people to ameliorate this interaction and avoids the need to carry heavy and bulky equipment. Moreover, this technology is also thought that can be used to control different kinds of tools, e.g. industrial machinery.

The formal definition of BCI is illustrated in [1]: “A brain-computer interface is a communication system that does not depend on the brain’s normal output pathways of peripheral nerves and muscles”. There are different techniques that could be used to monitor brain activity. For example, magnetoencephalography (MEG) is a non-invasive technique of functional imaging, which detects weak magnetic fields associated with the neural synapses. Likewise, positron emission tomography (PET) is a non-invasive technique that produce an image of the brain activity. PET is based in nuclear medical image techniques. Another technique is the magnetic resonance imaging (MRI), that produces an image of the brain based on the principles of nuclear magnetic resonance (NMR). MEG, PET and MRI need high level of computer workstation support as well as complex software algorithms. They use huge hardware modules and therefore, these techniques are not used in ABCI applications due to their size and cost.

EEG signals have been well studied, their acquisition and processing are relatively simple and a number of evidences show that individuals can control them. Furthermore, EEG is the most adequate technique to be used as a communication channel in BCI systems. EEG signals could be converted into a command for an application, such as controlling a wheelchair or a keyboard.
The EEG is a semi-invasive technique for recording electrical signals by placing electrodes over the scalp. The electrical biopotentials produced by the brain activity, can be captured by stationary and ambulatory EEG systems. Stationary systems are used mostly in hospitals or clinics; ambulatory systems are used for recording EEG signals throughout a 24 hours span while the patient maintains his normal life.

The EEG signals are mostly used in the detection of brain diseases such as, Parkinson disease, brain tumors, epilepsy, brain death, narcolepsy, dementia and vertigo. Nowadays, additional techniques to capture and to process EEG signals are used in BCI systems as well.

The necessity of ambulatory EEG for the BCI system and the trends of scaling down the channel in CMOS technology drive the requirement to develop circuits that work at ultra low voltage power supply. Moreover, low power dissipation is essential in this system in order to have longer battery lifetime. In addition, the amplification stage in their analog-front-end (AFE) must have enough gain and low-noise in the base band to amplify the EEG signal (weak signals).

This work develop an ultra-low-voltage low-power AFE for an BCI ambulatory system. The AFE consist of an ultra-low-voltage low-noise high gain amplifier and a micropower Continuous-Time (CT) \( \Sigma \Delta \) ADC.

### 1.2 Proposed ABCI system

Figure 1.1 describes the proposed EEG-based ABCI system in this thesis. The AFE system consists of an ultra-low voltage OTA, and ultra-low-voltage low-power \( \Sigma \Delta \) ADC. The signal acquired by electrodes placed over the scalp is amplified by means of the ultra-low-voltage amplifier and then converted into a digital code in order to be processed.

During the processing stage, the interference is subtracted out and an analysis is performed in order to send an application command via wireless. Some applications include transmission commands to wheelchair, keyboard, cursor or even a machinery control.

The EEG signal needs to be free from contamination. To achieve this the system substracts out the power line interference by means of adaptive noise cancelling (ANC) filters. In [2] an architecture based in LMS with adaptive \( \mu \) iteration gain has been
proposed. Not only the power line interference is present in the signal, but also bio-
artifacts. Consequently, after the first ANC the signal passes through the bio-artifacts
cancellation filters.

This work adresses the AFE development (see figure 1.2). A full custom OTA for
EEG signals has been developed and proposed. The AFE works at subtreshold region
in order to be a true ultra-low-voltage operation. For the first stage amplification an
OTA’s topology based in the Folded Cascode OTA is proposed. The output amplifica-
tion stage is based in a Current Source amplifier. The ADC conversion is performed
by a 2nd order micro-power Continuous-Time (CT) $\Delta$ ADC with a 16bits dynamic
range. The AFE has been designed to operate at 0.5V.
1.3 Thesis Organization

This dissertation is organized as follows. Chapter 2 shows theory of BCI systems and synthesizes previous work in this area. Also, the theory of electroencephalography is presented in this chapter. Chapter 3 illustrates the theory for the CMOS low voltage analog design, and for the Continuous Time $\Sigma\Delta$ Modulators. Also some reported work in the research field of low voltage and low power circuits for AFE is shown. Chapter 4 shows the proposed Analog Front End developed in 0.35μm CMOS technology. Chapter 5 describes the results of the test of the proposed system. Chapter 6 presents the Discrete Time $\Sigma\Delta$ Modulator based on 0.13 μm CMOS Technology. Finally, chapter 7 develops the conclusions of the research.
Chapter 2

An Overview of Brain Computer Interface System

This chapter presents an insight to the Brain Computer Interface System (BCI). Sections 2.1 to 2.3 expose a detailed description of the BCI. Section 2.4 gives the BCI classification based on the key EEG features. Section 2.5 describes EEG signals and methods for recording these signals. Finally, section 2.6 shows the state-of-the-art literature which presents a brief description of the BCI proposed by the majors research groups.

2.1 Brain Computer Interface

BCI provides a new communication and control channel, for sending messages and commands from the brain to the external world [1], i.e. the BCI interprets a wish of the user and converts it into a specific command. In order to achieve this, brain activity must be monitored. Various methods for monitoring the brain could be used as a channel of communication. They include, functional Magnetic Resonance Imagining (fMRI), Magnetoencephalography (MEG), Positron Emission Tomography (PET) or Electroencephalography (EEG), just to mention some possible applications.

Among these techniques, EEG is the more suitable for BCI application, since it gives continuous and instantaneous recordings of the brain activity. Furthermore, EEG requires relatively simple and inexpensive equipment. Studies have already demonstrated correlations between EEG signals and actual or imagined movements and between EEG signals and mental task [1].

2.2 Functional blocks of a BCI

According to [1], a EEG BCI device consists mainly in the Analog-Front-End (Signal Acquisition) for EEG signals, the digital signal processing module, and an output
device.

2.2.1 Signal acquisition

The input signals of this module are coming from electrodes placed in the scalp or could be generated by electrodes placed in the surface of the brain. It is common the use of a special electrode cap, in which sensors are placed using the 10-20 system. The signal acquired is then amplified and digitized. The sampling rates are between 100-400 Hz.

2.2.2 Signal processing

The digitized signals are then subjected to variety of extractions like interference and artifact removal, filtering, voltage amplitude measurements, and spectral analyses among others. In these analysis also the signal features are extracted in order to find the message encoded by the user.

After the signals features are interpreted, the signal is translated into a command. For this purpose, algorithms that use linear techniques (classical statistical analyses) or nonlinear methods (neural networks) could be used [10],[21],[22].

2.2.3 The output device

The most common output device used in the BCIs is the computer screen and the output is the selection of targets, letter, or icons presented on it. Some BCI also provide additional, interim output, such as cursor movement toward the item prior to its selection.

2.3 BCI approaches

There are two classes of BCIs: dependent and independent. A dependent BCI does not use the brain’s normal output pathways to carry the message, but activity in these pathways is needed to generate the brain activity that does carry it [1]. In this class of BCI, the user concentrates on few mental task, for example moving the eyes, then the visual evoked potentials (VEP) are recorded by the electrodes placed in the scalp. In this case the output is the EEG, but the EEG signal generation depends on
the nerves and muscles that activate the EEG signals.

On the other hand, an independent BCI does not depend in any way on the brain’s normal output pathways. The message is not carried by peripheral nerves and muscles, and furthermore, activity in these pathways is not needed to generated the brain activity that does carry the message \([1]\). In this case the users must learn to regulate their own EEG. For example, change the amplitude on a specific brain activity rhythm.

A BCI changes electrophysiological signals from mere reflection of central nervous system (CNS) activity into the intended products of that activity: messages and commands that act on the world. A BCI replaces nervous and muscles and the movements they produce with electrophysiological signals and the hardware and software that translate those signals into actions.

As a replacement for the brain’s normal neuromuscular output channels, a BCI also depends on feedback and on adaptation of brain activity based on that feedback. BCI operation depends on the interaction of two adaptive controllers: the user’s brain, which produces the signals measured by the BCI, and the BCI itself, which translates these signals into specific command.

### 2.4 Clasification of BCI

BCIs could be classified in diferents categories, were the more common are: invasive and non-invasive, synchronous and asynchronous, universal and individual, online and offline and EEG features. They are here explained.

#### 2.4.1 Invasive and non-invasive BCI

These BCI are based on EEG measured with the electrodes in the scalp. Invasive BCIs records the electrical activity of the brain from the cerebral cortex. Microelectrodes pick up the recording of activity from a single neuron. An example of this invasive method is the cortical neurons.

#### 2.4.2 Synchronous and asynchronous BCI

Almost all the BCI systems work in synchronous mode. The user produce a specific mental task in a predefined time. In an asynchronous mode, the brain activity is
analyzed continuously, then the user can freely initiate the specific mental task. The BCI needs to detect when the user tries to control and when the EEG signal does not have a command.

2.4.3 Universal and individual BCI

Universal BCIs rely on the assumption that by gathering EEG data from few users it is possible to find a classification function that should be valid for everybody. In individual BCIs, the fact that all the people are different, both physiologically and psychologically are need to be considered.

2.4.4 Online and offline BCI

Online BCI extracts the signal, classify the command and control the device in real-time. In offline BCI, the signal is recorded for later processing. This BCI are mostly used to examine electrode position, extraction algorithms, classifiers, etc.

2.4.5 EEG features

BCI systems could be also sorting according to the electrophysiological they use, we have the following groups of signals to be captured: visual evoked potentials, mu and beta rhythms, slow cortical potentials, P300 evoked potentials and cortical neurons.

Visual Evoked potentials

In this system the visual evoked potentials (VEP) is recorded from the scalp, over the visual cortex, in order to determine the direction of the eye gaze. VEP systems evaluate the visual nervous system from the eye to the brain.

VEPs communication system depend on the user’s ability to control gaze direction. Thus they perform the same function as system that determine gaze direction from the eyes themselves, and can be categorized as dependent BCI systems [1].

Mu and beta rhythms

In awake people, primary sensory or motor cortical areas often display EEG activity with frequencies of 8 to 13Hz when they are not engaged in processing sensory input
or producing motor output. It is called mu rhythm when focused over somatosensory cortex, and alpha rhythm when focused over visual cortex.

It has been reported that mu and beta rhythm amplitudes serve as a very effective input for BCI. The preparation of the movement, followed by an execution produce a power reduction in certain frequency bands. This power reduction is referred to as Event-Related Desynchronization (ERD). On the other hand, the power increase indicates relaxation, Event-Related Synchronization (ERS).

**Slow cortical potentials**

Slow cortical potentials (SCP) consists of potentials shifts recorded over the scalp that occur over periods from 0.5 to 10 seconds. Negative SCPs are typically associated with movement and other functions involving cortical activation, while positive SCPs are usually associated with reduced cortical activation.

During the first 2 seconds, the system records the initial voltage level. During next 2 seconds, the user tries to increase or decrease the level voltage of the SCP by target selection. The user needs to train 1-2h per day over weeks or months. When they achieve an accuracy of 75%, they are switched to a language support program, which allows a selection from up to 3 letters per minute [10].

**P300 evoked potentials**

Infrequent or particulary significant auditory, visual, or somatosensory stimuli, typically evoke in the EEG over parietal cortex a positive peak at about 300ms.

A P300 based BCI has an apparent advantage in that it requires no initial user trainning: P300 is a typical response to a desired choice. However, such technique remind us of limited to letter or symbol selection paradigms. Reference [3] presents a BCI for typing a 5 letter per minute evoked potentials. In that system, the user employ a matrix of symbols of 6X6, its rows or columns flash alternatively each 125ms in a random order, a complete trial of 12 flashes. The user then selects a symbol by counting how many times the row and column are computed.
Cortical neurons

So far, one user has learned to control neuronal firing rates and uses this control to move a cursor to select icons letters on a computer screen. By using activities to control one dimension of cursor movement and residual EMG to control the other dimension and final selection, communication rates of up to about 3 letters per minute have been achieved. While training has been limited by illness recurrence and medication effects, the results have been encouraging and suggest that more rapid and accurate control should be possible in the future [1].

2.5 Electroencephalography

2.5.1 Electrodes for EEG

The scalp electrodes are the most usual electrodes in routine EEG recordings. They are commonly made of AgCl with diameters between 4 to 10mm. Other types of electrodes like are made of gold or platinum; however their use is not frequent [4]. AgCl electrodes are very popular among other types because they are easy to handle and place and they have lower resistance compared to the gold or platinum electrodes.

The resistance of an electrode is approximately of hundreds of ohms. In agreement with the EEG international standard, the electrode resistance must be in the order of 100-500 Ω.

The subcutaneous electrodes are made of stainless steel or platinum. Their length is about 10mm and their diameter is 0.5mm. These electrodes have several disadvantages; their positioning is painful, and its resistance is greater than the one for scalp electrodes (10-15 KΩ). Furthermore, this type of electrodes may cause infections [5].

Another type of electrode is the clip electrode. Their properties are similar to those of scalp electrodes. These electrodes are commonly used in the EEG recording to provide a reference [5].

Finally, the depth electrodes are arrays designed specifically for the direct interaction with the brain in order to measure voltages that can not be measured with scalp electrodes. They are placed through the surgical procedures [5].

Figure 2.1 show the types of electrodes for EEG recording.
2.5.2 10-20 system

The International Federation Committee Society of Electroencephalography and Clinical Neurophysiology (IFSECN), recommends a standard to set up electrodes over the scalp. Such standard is known as a 10-20 system. The ”10” and ”20” refer to the fact that the actual distances between adjacent electrodes are either 10% or 20% of the total front-back or right-left distance of the skull.

The American Society of Clinical Neurophysiology recommends the use of at least 21 electrodes. The electrodes with odd number are placed on the left and electrodes with even number are placed on the right of the head. The letters specify an anatomical area; e.g. “F” means frontal, the electrodes between the ears are specified by “Cz”. The electrodes T3 and T4 of this system are referenced as a T7 and T8 in extended systems; and the electrodes T5 and T6 are referred as a P7 and P8 in the new nomenclature. See figure 2.2

The EEG helps physicians to study and analyze electrical activity in the brain [6].

2.5.3 Recording scheme

The most popular schemes for brain activity measurements in the 10-20 system are: Bipolar and Referential.

The bipolar scheme performs differential measurements between pairs of electrodes. The advantage of using recordings of close electrodes is the cancellation of distant elec-
trical events common to both electrodes. Other advantage is the easy localization of focal abnormalities [6]. In the bipolar scheme, both inputs are connected to active electrodes. Not single electrode is common to all channels. This scheme links pairs of sequential electrodes in longitudinal lines or coronary.

The referential scheme has remarkable advantages over the bipolar. For example, allows a variety of calculated references like averages references, laplacian references and even customized references for patients. However, the referential scheme also has disadvantages; if the reference is interrupted or has high impedance, the noise will predominate in all the channels [5]. In this scheme, one electrode as a reference is connected to the less negative input of each amplifier. Ideally, for each pair of electrodes in the channels, only one is active. This situation is never achieved since the reference electrode also contribute in the output signal. The most common reference include: A1 and A2, A1 and A2, Cz and the average reference.

2.5.4 EEG signals features

The EEG signals are electrical events with low frequencies recorded by scalp electrodes. The typical amplitude of the signal is around 50μV, but also can reach values as high as 150μV (Delta waves) [7].

The EEG is used to detect cerebral abnormalities like Epilepsy, arterial abnormalities, tumors, hemorrhages, cerebral tissue damage, etc.
The age and status of the patient are the only information that is required before starting the EEG analysis. The status of the patient means the general clinical status of conscience in which the patient is; for example, alert, letargic, stupor and semicomatose. It also means the physiological variations of wakefulness and levels of dream that occur during the EEG recording. The electrical activity varies according to the patient’s age; i.e. a particular activity that is normal for certain age is completely abnormal for a different age. During the EEG recording, the patient is put under different stimuli, such open and close eyes, flashing light, repetitive movements of the extremities, sensorial stimulation and hyperventilation [7].

The analysis of EEG signal is complex due the large amount of information that is received by each electrode. Different waves are sorted by their main frequencies and in some cases by their shapes. There are six main groups [8] that are described as follows.

**Beta activity**

Generally the Beta activity is associated to signals having frequencies between 13 Hz and 30 Hz, and voltage levels between 5μV and 20 μV. Figure 2.3 shows the beta activity. Beta wave is related to the reasoning, attention and focusing. It can reach 40 Hz during the intense mental activity [8].

Activity with frequencies greater than 13 Hz can be found in adults and normal children. The Beta activity is divided into three ranges. The most common is between 18 and 25 Hz, the less common is between 14 and 16 Hz, and finally the uncommon is found between 35 and 40 Hz. In approximately 98 % of the awake adults and normal children the voltage is less than 20μV; in the 70% is less than 10 μV. The Beta activity with voltages greater than 25μV is considered abnormal [5].

The Beta activity between 18 to 25 Hz increases during the rapid eye movements (REM) dream and usually decreases during the depth dream [6].

**Alpha activity**

This activity is related to frequencies between 8 Hz to 13 Hz, and amplitudes from 30 to 50 μV. The Alpha waves had been related with mental relaxation and poor interest in something. This activity has a considerable presence in the occipital and in the frontal cortex areas [8]; however in the occipital area the activity decreases with the age.
The alpha activity has strong relationship with the blood flow and even it is present in anesthesiated patients.

In the 75% of normal adults, Alpha activity reach 45μV in amplitude while for children is uncommon to find voltage levels of less than 30μV [5].

This activity can be altered through the physiological changes and mental activity such as anxiety.

Mu activity

Mu activity produce a spontaneous signal around 8 to 10Hz and is the central rythm of the Alpha activity. Figure 2.4 shows the mu activity. It can be measured in the motor cortex [8]. This activity dissapears in the opposite emisphere to the moving extremity. Its precence is associated to attention and it reinforces when there is no movement [5].

Delta activity

The Delta activity has frequencies between 0.5Hz and 4Hz, with variable amplitude. The Delta signals are associated to the dream activity and if they are found in the awake patient, it indicates a brain disfunction. It is easy to confuse this activity with artifacts [8].
Gamma activity

The range frequencies in this activity are $35\, Hz$ to $100\, Hz$. This activity is associated to cognitive functions such as attention, learning and memorization.

Intracranial recordings of this activity have been reported during the visual, hearing and sensomotor activities [5].

Theta activity

The range frequencies in this activity are 6 and $7\, Hz$, with an amplitude greater than $20\, \mu V$. Figure 2.5 shows the Theta activity. The mental stress, like frustration, reinforce the Theta activity in the frontal area. The Theta activity is also associated to the inspiration and depth meditation whose dominant frequency is $7\, Hz$ [8].
2.6 State of the Art

2.6.1 EEG devices

Presently, there is a wide range of stationary and ambulatory EEG systems available. Stationary EEG systems are only used in hospitals due to their size. Their main features are: 16 to 128 channels, sampling frequency of at least 200 Hz and 16 to 22 bits of digital resolution. On the other hand, ambulatory systems are used in continuous patient monitoring (24 hours) and their size is similar to a CD player. Their main features are: 16 to 32 channels, sampling frequency of at least 200 Hz, 16 to 22 bits of digital resolution and 0.9 to 1.4 kilograms in weight. Also, some ambulatory systems have integrated wireless communication to transfer data to a server that holds a database available to physicians. These systems can store data anywhere from 24 to 72 hours. Figure 2.6 shows a stationary and an ambulatory EEG systems.

![Figure 2.6: EEG recording systems. Left: Stationary system. Right: Ambulatory system (Grass Telefactor)](image)

Concerning electrode placement, even the specialists require about 20 minutes. Recently EEG caps where the electrodes are pre-positioned according to the 10/20 standard, are used [9].

2.6.2 BCI devices

Here the most important proposed EEG based BCI are presented. The BCI proposed by Wadsworth Center use the self-regulation of the mu or beta rhythms, and the proposed by the University of Graz, Kostov and Polak are based on the pattern recognition approach.
Wadsworth BCI.

Wolpaw, McFarland et al. designed a BCI at Wadsworth Center. The BCI proposed is based on the self-regulation of the 8-12Hz mu or the 13-29 Hz beta rhythms. People learn to control those signals and use the signals to move a cursor in the one or two dimensions to targets on a computer screen. Figure 2.7 shows how the user increases and decreases the amplitude of a 8-12Hz mu rhythm, for moving the cursor to the top and the bottom respectively.

![Sensorimotor rhythm BCI](image)

In the system proposed in [10], a 64 EEG channels were used to record signals from 4 subjects, where each channel was referenced to the electrode in the right ear. The signal was sampled at 128Hz. The feature extraction was done by autoregressive algorithms. A training is needed for periods of 30 min per session having 2-3 sessions per week during 2-3 weeks. This BCI is used to answer simple yes/no questions with accuracies of > 95%, references [11] and [12] are examples of these BCIs. Moreover, some efforts have been made on applications like answering simple questions or basic word processing [13].

Other work has been redirected to the improvement of spatial filters that match the spatial frequencies of the user’s mu or beta rhythms, autoregressive frequency analysis that permits more rapid device control [14], [15], [16].

The BCI2000 was also proposed by Wolpaw, and is a general purpose and distributed BCI system. This BCI can describe a wide variety of present and future BCI systems. BCI2000 can incorporate alone or in a combination any brain signals, signal
processing methods, output devices, and operating protocols [17].

The Graz BCI.

This BCI was started by Pfurtscheller in the Graz University of Technology. This BCI system is based on the detection of the ERF and ERS of mu and beta rhythms during motor imagery.

References [18], [19], [20] show the efforts that had been made on distinguishing between the EEG associated with imagination of different simple motor actions and thereby enabling the user to control a cursor or an orthotic device that open and closes a paralyzed hand.

In the BCI proposed in [21], classification of EEG patterns during five mental task has been done. In the standard protocol, the user first participates in an initial session to select a motor imagery paradigm. The timing interval was 5.25 seconds per trial. The EEG signal was recorded by 29 electrodes and digitized by a sampling frequency of 246Hz. The signal was filtered between 0.5Hz-30Hz.

Kostov and Polak BCI.

Kostov and Polak reported in [22] a BCI control based on the pattern recognition approach, that controls a cursor in one and two dimensions. EEG has been recorded by an array of 28-electrodes arranged according to the 10-20 electrode system. The signal was digitized at 200Hz sampling rate. The features were extracted from C3, C4, P3 and P4 electrodes by means of autoregressive parameters feature extraction. Training is needed for about 30 minutes per session.

In the work reported in [23], an autoregressive parameters from 2 to 4 locations are converted to a cursor movements by means of an adaptive logic network.

The principal goal of Kostov BCI is to develop a range of applications by using two dimensional cursor control. The BCI reported by F. Karmali, et al [24] is an application example of this BCI.
2.7 Conclusions

In this chapter an insight of the BCI system was presented. It was stated that BCI does not use peripheral nerves signals but uses electrical signals evoked over the scalp; the BCI interprets that signal as an user’s wish converting it into a command. In general, BCI systems consist in the three main building blocks: signal acquisition, signal processing and the output device. For the BCI system exists a variety of sorting, among them the most common are independent and dependent BCI, and the other type classifies the BCIs according to the electrophysiological signal they use.

The EEG is the more suitable technique to use in the BCI system. For recording the EEG signals from the scalp, a convention called 10-20 is used. Moreover, the EEG signals are classified according their frequency, the six main groups are: Beta, Alpha, Mu, Delta and Theta. Delta activity has the lower frequencies (0.5Hz to 4Hz), while Gamma activity has the higher frequencies (35Hz to 100Hz). The Amplitude of the EEG signal is normally $50\mu V_{pp}$, however, it has peaks of $150\mu V_{pp}$ and in some activities the voltage is as low as $10\mu V_{pp}$. Therefore, the signal acquisition system must be able to process signals from $0.5Hz$ to $100Hz$ with amplitudes from $10\mu V_{pp}$ to $150\mu V_{pp}$.

In the last section of this chapter, the works developed in the most important BCI research groups were presented. The most important BCI groups are: Wadsworth BCI, The Graz BCI, and Kostov and Polak BCI.
Chapter 3

Theoretical Background

This chapter presents the theory behind the developments of the proposed AFE system. The chapter begins with an overview of the low voltage design techniques used for standard CMOS processes. In section 3.1 the trends in the future CMOS technologies are shown. Moreover, this section presents the main low voltage circuits techniques: the composite transistor, the lateral BJT, the forward-biased bulk-source and the bulk-driven technique. In section 3.2, the theory of CMOS transistors operating at subthreshold region is presented. In section 3.3, the theory of noise in CMOS devices is presented, in which the icker noise and white noise are introduced. In sections 3.4, 3.5 and 3.6, the ADC architectures, the selection of the ADC architecture and the theory of the selected ADC is respectively presented. The selected architecture is the CT-ΣΔ ADC. It is selected due to its good performance for high resolution and low power consumption. The theory of ΣΔ Modulation based upon references [25] (subsections 3.6.1 to 3.6.3) and [26] (subsections 3.6.4 to 3.6.7). Finally, section 3.7 illustrate the state-of-the-art in designing low-voltage amplifiers and ΣΔ ADCs.

3.1 Low-voltage design techniques for standard CMOS technology

The trends of portable devices justify the necessity of very low voltage power supply and power dissipation systems such as ABCI systems, pacemakers, hearing aids, mobile communications and a wide variety of consumer products. Low power dissipation is essential in these systems to have a long-life battery and is even essential in battery-less systems.

The analog power supply must be at least the sum of the magnitudes of the n-channel and p-channel thresholds [28]. The threshold voltages in future CMOS technologies may not decrease much below the values that are available nowadays. Low-voltage circuits in the future will be incompatible with the standard CMOS technology. Consequently, low-voltage circuit techniques are required to make compatible future
Chapter 3

Theoretical Background

This chapter presents the theory behind the developments of the proposed AFE system. The chapter begins with an overview of the low voltage design techniques used for standard CMOS processes. In section 3.1 the trends in the future CMOS technologies are shown. Moreover, this section presents the main low voltage circuits techniques: the composite transistor, the lateral BJT, the forward-biased bulk-source and the bulk-driven technique. In section 3.2, the theory of CMOS transistors operating at subthreshold region is presented. In section 3.3, the theory of noise in CMOS devices is presented, in which the icker noise and white noise are introduced. In sections 3.4, 3.5 and 3.6, the ADC architectures, the selection of the ADC architecture and the theory of the selected ADC is respectively presented. The selected architecture is the CT-$\Sigma \Delta$ ADC. It is selected due its good performance for high resolution and low power consumption. The theory of $\Sigma \Delta$ Modulation based upon references [25] (subsections 3.6.1 to 3.6.3) and [26] (subsections 3.6.4 to 3.6.7). Finally, section 3.7 illustrate the state-of-the-art in designing low-voltage amplifiers and $\Sigma \Delta$ ADCs.

3.1 Low-voltage design techniques for standard CMOS technology

The trends of portable devices justify the necessity of very low voltage power supply and power dissipation systems such as ABCI systems, pacemakers, hearing aids, mobile communications and a wide variety of consumer products. Low power dissipation is essential in these systems to have a long-life battery and is even essential in battery-less systems.

The analog power supply must be at least the sum of the magnitudes of the n-channel and p-channel thresholds [28]. The threshold voltages in future CMOS technologies may not decrease much below the values that are available nowadays. Low-voltage circuits in the future will be incompatible with the standard CMOS technology. Consequently, low-voltage circuit techniques are required to make compatible future
CMOS technologies with future low-voltage requirements. Figure 3.1 shows the trends of the threshold voltage from the 1μm to the 22nm CMOS process.

Figure 3.1: Supply voltage and threshold voltage of different technologies. (Taken from [27])

This section address the novel low-voltage circuit techniques that are compatible with today's CMOS technology. Furthermore, this chapter also address the limitation of low-voltage power supply.

3.1.1 The Composite Transistor

The composite transistor is based on the regulated-cascode current sink/source [28] and is also known as the self-cascode technique [29] and as the super-transistor [30]. It consists of a cascode configuration and a series feedback loop that increase the small signal output resistance and yet minimizes the voltage drop across the output of the current sink/source.

The composite transistor technique is depicted in the figure 3.2. The transistor $T_1$ is used as input device, converting the input voltage $v_1$ into a drain current $i_o$ that flows through the drain to the source of the $T_2$. To reduce channel-length modulation, $V_{DS}$ of the transistor $T_1$ must remain stable, this is performed by a feedback that consists of an amplifier (transistor $T_3$ and $I_1$) and $T_2$ used as a follower [30].

The composite transistor technique provides a high output impedance with larger voltage headroom than the conventional cascode structures. Note that it is not necessary to have different thresholds voltages, $V_{T1} > V_{T2}$ [31]. Moreover, with this technique transistor could be used with minimum sizes obtaining small circuit area while having
good frequency response and high dc gain.

3.1.2 The Lateral BJT

This technique is a solution to overcome the threshold limitation. When the voltage in the gate is negative enough (approximately $-V_G > 0.6V$) the $I_D-V_S$ relationship becomes independent of $V_G$, staying exponential up to much higher values of current, with a slope $n$ equals to $U_T$. Figure 3.3 shows the cross-section of a NMOS transistor and the current flow in bipolar operation.

![Figure 3.3: Cross-section of a NMOS transistor implemented in a p-well technology and its symbol. (Taken from [32]).](image)

The lateral bjt n-p-n is combined with the vertical n-p-n. Emmitter current $I_E$ is divided into a base current $I_B$, a lateral collector current $I_C$, and a substrate collector current $I_S$. However, emitter current gains can be large ($\beta = I_C/I_B$ and $\beta_s = I_S/I_B$). By minimizing the emmitter area and the lateral base width, and by having the emmitter surrounded by the collector, the ratio $I_C/I_S$ is incremented improving the device performance. The presence of the gate that pushes the flow of diffusion carriers away from the surface might even improve the device with respect to normal lateral bipolars.
This solution has added the advantage of much less 1/f noise because current flow in the bulk of the material. Moreover, an additional advantage of the lateral BJT is its low value of $v_{CE}$ which is also important in low voltage analog circuits. However, the lateral BJT requires turn on voltages of 0.6V to 0.7V which do not provide that much advantage over the MOSFET.

### 3.1.3 Forward-Biased Bulk-Source

This technique is based in reducing the threshold voltage through a forward bias on the well-source junction. The standard relationship used to predict the reverse bias influence is [33]:

$$V_t = V_{t0} + \gamma[\sqrt{2\phi - V_{BS}} - \sqrt{2\phi}]$$  \hspace{1cm} (3.1)

where $V_{t0}$ is the threshold voltage for zero substrate bias ($V_{BS} = 0V$), $\gamma$ is the bulk threshold parameter, and $\phi$ is the strong inversion surface potential of the MOSFET in the well.

Figure 3.4 depicted the cross-section of a CMOS device using this technique which also includes the parasitic vertical BJTs.

![Figure 3.4: Cross-section of forward bias NMOS transistor (Taken from [33]).](image)

The bulk current, $I_B$, is the base current of the vertical NPN BJTs and appears at the drain or source as $(\beta_F I_B)$. Although these currents are dc and $\beta_F$ is generally small, they are undesirable. The bulk current remains below 100nA for bulk-source voltages as high as 0.5V [33].

The noise characteristics are identical whether the bulk-source is forward-biased or not.
### 3.1.4 Bulk-Driven MOSFETs

The bulk-driven MOSFET concept was proposed by A. Guzinski, et. al in 1987, as active components in an OTA differential input stage. The objective of bulk-driven differential amplifier was to improve the linearity and to yield a small $g_m$. In 1998 a 1V op-amp was designed by P. E. Allen et al using the depletion characteristics of the bulk-driven MOSFET in order to achieve the low voltage requirements.

Bulk-driven is perhaps the most significative solution to the threshold limitation. A CMOS crosssection diagram illustrating this technique is shown in the figure 3.5.

![Figure 3.5: Cross-section of bulk-driven MOSFET (Taken from [33]).](image)

Normally, when using a MOSFET as part of an amplifier, the signal is fed in the gate and the bulk is tied to a bias voltage. In bulk-driven MOSFET, the signal is fed into the bulk and the gate is tied to a bias voltage that is sufficient to turn it on. The current flowing from the source to drain is modulated by the reverse bias on the bulk-channel junction. The result is a junction field-effect transistor with the bulk as the signal input. Consequently, the bulk driven configuration illustrates a high-input impedance depletion device that requires no DC bulk-source voltage for current flow [33].

The transconductance characteristics are depicted in the figure 3.59.

The large-signal equation for the bulk-driven MOSFET is [34]:

$$i_D = \frac{K'W}{L} (V_{GS} - V_T - \gamma \sqrt{2\phi_F - v_{BS}} + \gamma \sqrt{2\phi_F - \frac{n}{2}v_{DS}})$$  \hspace{1cm} (3.2)
for $v_{DS} \leq V_{DS_{sat}}$, and

$$i_D = \frac{K'W}{2nL} (V_{GS} - V_{T0} - \gamma \sqrt{2\phi_F - v_{BS}} + \gamma \sqrt{2\phi_F})^2 (1 + \lambda v_{DS}) \quad (3.3)$$

for $V_{DS} \geq V_{DS_{sat}}$, where

$$n = 1 + \frac{C_{BC}}{C_{ox}} + \frac{qNFS}{C_{ox}} = 1 + \frac{\gamma}{2\sqrt{\phi_j - V_{BS}}} = 1 + \eta = 1 + \frac{g_{nbs}}{g_m} \quad (3.4)$$

and

$$V_{DS_{sat}} = \frac{v_{GS} - V_T}{n} \quad (3.5)$$

The small-signal transconductance is given by [34]:

$$g_{nbs} = \frac{\gamma \sqrt{2K'_N(W/L)I_D}}{2\sqrt{2|\phi_F| - V_{BS}}} \quad (3.6)$$
Advantages of using bulk-driven devices are [35]:

− Bulk-driven differential pairs in op-amps significantly improve the Input Common-Mode Range (ICMR) since it allows an extension in its signal range on the negative side. With an appropriate design, the device can remain saturated over the entire rail-to-rail ICMR.

− Bulk-driven current mirrors, can eliminate the large voltage drop across the input device. This is because the voltage drop across the input device $V_{DS}$, which is equal to the bulk-to-source voltage $V_{BS}$, does not need to be greater than the threshold voltage $V_T$ for proper operation. The cascode configuration, can be used to improve current matching and increase the finite output impedance of the current mirror.

Nevertheless, the bulk-driven also has disadvantages [28]. The main disadvantage is its parasitic input capacitance. This decreases its frequency response as $f_T$ diminishes according to the following equations [34].

$$f_{T,\text{gate-driven}} \approx \frac{g_m}{2\pi C_{gs}}$$

$$f_{T,\text{bulk-driven}} \approx \frac{g_{mb}}{2\pi (C_{bs} + C_{bsub})} = \frac{\eta g_m}{2\pi (C_{bs} + C_{bsub})}$$

3.1.5 Limitations of circuits in strong-inversion working with low-voltage power supply

The described low voltage techniques show good performance working in strong-inversion region. The composite transistor has, perhaps, the better performance again short channel modulation, while having low $V_{DS(\text{composite})}$, being a good candidate for low-voltage applications. However, the transistors in its feedback loop must remain saturated as possible, having larger $V_{DS(\text{sat})}$. The lateral BJT is a powerful device that could be used to reduce the amount of $1/f$ noise, while having high gain. Nevertheless, using higher gate voltages to turn it on is inevitable. The forward biased technique uses the bulk of the MOSFET to reduce the $V_{TH}$ of the transistor allowing lower $V_{DS(\text{sat})}$. Unfortunately, the $V_{BS}$ activate a parasitic transistor producing undesired currents.
Finally, the bulk-driven technique uses the MOSFET’s bulk as input terminal avoiding in some degree the threshold limitation. However, the values of the $V_{GS}$ must be at least the $V_{TH}$ of the transistor in order to keep it on the saturation region.

All the presented techniques except the composite transistor, could work in strong-inversion and subthreshold region. Nevertheless, operating at low power supply voltages in strong-inversion brings some important limitations. The first limitation and perhaps the most important is the threshold voltage. In CMOS technology, the power supply must be at least $V_{DD} + V_{SS} \geq V_{TN} + V_{TP}$ such that the circuit work in strong inversion [33].

The second limitation is related to the decreased channel length of today and future submicron CMOS technologies that impact in much larger channel length modulation effect. This results in poor signal gains because the small signal output resistance of the MOSFETs has decreased [33].

The last limitation is the lack of good analog models for deep submicron technologies and for low voltage operation. This results in the use of longer channel lengths than necessary in order to have more reliable models. Consequently, the full performance of submicron technologies is not utilized [33].

Due to the trend of scaling the transistors down, techniques for operating circuits at supplies voltages as low as 0.5V are needed. Therefore, the techniques presented working in strong-inversion region are not suitable, since most of them require at least a supply voltage equal to the sum of the threshold voltage of the stacked transistors, in order to work properly. Those limitations generate the necessity to work at subthreshold zones, allowing the reduction of the supply voltage. Some of these techniques could be used as well in subthreshold operation, having advantages over working in strong-inversion. For example, the feedforward technique could be used to reduce the amount of threshold voltage, increasing the inversion level, while at ultra-low voltage supply voltage, the parasitic transistors are not turned on avoiding undesired currents.

In conclusion, circuits working in the subthreshold region allow the reduction of power supply voltage, while some of the presented techniques could still be used to improve the performance of the circuits. The pertinent theory of transistors working in the subthreshold region is presented in the next section.
3.2 Subthreshold

When the $V_{GS}$ in the MOS transistor is less than the threshold voltage ($V_T$), the device works in subthreshold or weak inversion. In the subthreshold region the $I_D$ curve changes from quadratic behavior to exponential behavior.

Some assumptions are needed in order to develop the model. Channel effects are negligible. Generation currents in the drain, channel, and source depletion regions are negligible. Source and drain currents are equal, density of fast surface states and fluctuations of surface potentials are all negligible.

Then the Barron’s derivation [36] can be easily extended to the case of nonzero source-to-substrate voltage. For a N-channel transistor:

$$I_D = S\mu U_T^2 \left( \frac{1}{2} q\epsilon_s n_t \right)^{1/2} e^{-3\phi/2U_T} \frac{e^{\psi_s/U_T}}{(\psi_s - U_T)^{1/2}} \left( e^{-V_S/U_T} - e^{-V_D/U_T} \right)$$

(3.9)

where $S$ is the geometrical shape factor of the transistor $(W/L)$, $\mu$ is the mobility of carriers in the channel, $U_T$ is the thermal voltage $(kT/q)$, $\epsilon_s$ is the permittivity of the Si, $\phi$ is the bulk Fermi potential, $\psi_s$ is the surface potential, $V_S$ the source-to-substrate voltage, $V_D$ the drain-to-substrate voltage, $V_G$ the gate-to-substrate voltage and $I_D$ is the drain current.

Equation 3.9 is valid for:

$$4U_T + \phi + V_S < \psi_s < 2\phi + V_S$$

(3.10)

On the other hand, the surface depletion capacitance $C_d$ can be expressed as:

$$C_d = \left( \frac{1/2q\epsilon_s n_t}{\psi_s - U_T} \right)^{1/2} e^{\phi/2U_T}$$

(3.11)

Inserting 3.11 into 3.9, yields:

$$I_D = S\mu U_T^2 C_d e^{-2\phi/U_T} e^{\psi_s/U_T} \left( e^{-V_S/U_T} - e^{-V_D/U_T} \right)$$

(3.12)
Due to the very slow variation of $C_d$ with $\psi_s$, $I_D$ shows an exponential behavior on $\psi_s/U_T$.

Variations of the gate-to-substrate voltage $V_G$ are shared between the oxide capacitance per unit area $C_{ox}$ and the semiconductor total surface per unit area $C_s$. Therefore,

$$\frac{\partial \psi_s}{\partial V_G} = \frac{C_{ox}}{C_{ox} + C_s} = 1 - \frac{C_G}{C_{ox}}$$ \hspace{1cm} (3.13)

where $C_G$ is the gate capacitance per unit area.

According to 3.13, $\psi_s$ is linearly depending on $V_G$ in the range:

$$4U_T + \phi + V_S < \psi_s < 2\phi + V_S - 2U_T$$ \hspace{1cm} (3.14)

Then inside this range $I_D$ take the form of:

$$I_{DS} = I_{DO} \frac{W}{L} e^{V_G/nU_T} (e^{-V_S/U_T} - e^{-V_D/U_T})$$ \hspace{1cm} (3.15)

where $I_{DO}$ is the characteristic current, $n$ is the slope factor, $U_T$ is the thermal voltage ($kT/q$) approximately 26mV at room temperature. The above equation is also applicable for p-channel transistors by changing the signs of $V_G$, $V_S$ and $V_D$.

By definition, the gate transconductance can be found from equation 3.16:

$$g_{md} = \frac{\partial I_{DS}}{\partial V_{GS}} = \frac{1}{nU_T} I_{DS}$$ \hspace{1cm} (3.16)

The small signal source conductance can be found from equation 3.17 as:

$$g_{ds} = \frac{\partial I_{DS}}{\partial V_{DS}} = \frac{1}{U_T} I_{DO} \frac{W}{L} e^{V_G/nU_T} e^{-V_S/U_T} e^{-V_D/U_T}$$ \hspace{1cm} (3.17)

When $V_{DS}$ is less than $3U_T$ the device shows a poor linear behavior. On the other hand when $V_{DS} \gg 3U_T$ the conductance is almost constant [38].
3.3 Noise in CMOS transistors

3.3.1 Thermal noise

Thermal noise in resistances

Random movement of electrons in a conductor produce low voltage fluctuations that can be measured through the conductor and they are independent of the current that flows into the component. Therefore, the thermal noise spectrum is proportional to the absolute temperature.

The resistance thermal noise model is depicted in the figure 3.7 and its power spectral density (PSD) is:

\[ S_v(f) = 4kTR, \quad f \geq 0 \] (3.18)

where \( k = 1.38 \times 10^{-23} \text{ J/°K} \) is the Boltzman constant, \( T \) is the absolute temperature and \( R \) is the resistor value. The thermal noise can be assumed as white noise, but it is only flat below 100THz.

![Figure 3.7: Voltage source thermal noise in resistor.](image)

The thermal noise is:

\[ V_n^2 = 4kTR\Delta f \] (3.19)

where \( \Delta f \) is the frequency bandwidth of interest.

Analyzing the above equation, it can be inferred that the noise is given by \( 4kTR \), and this quantity is the square of the noise voltage \((V^2/Hz)\).

Figure 3.7 shows that the thermal noise can be modeled by a voltage source in series with an ideal resistance. Figure 3.8 shows the current source noise model in parallel with the ideal resistance.

Equivalent models of figures 3.7 and 3.8 are derived using the Thevenin’s or Northon’s theorems as follows:
therefore:

\[ \bar{I}_n^2 = 4kT/R \]  

(3.21)

3.3.2 Thermal noise in MOSFETs

The channel is the most significative generator of thermal noise in MOSFETs. For long channel MOSFETs in saturation, the noise can be modeled by a current source between drain and source terminals where its power spectral density (PSD) is:

\[ \bar{I}_n^2 = 4kT \gamma g_m \]  

(3.22)

Figure 3.9 illustrates the MOSFET noise model for long channel transistors.

The γ coefficient for long channel transistors is equal to 2/3.

A MOSFET operating in the ohmic region has also thermal noise. The gate, source and drain materials have a finite resistivity, therefore they induce noise. For a transistor relatively wide, the source and drain resistances are typically insignificant while the gate resistance is significant.
In figure 3.10, $R_1$ represents the resistance distributed in the gate, $R_D$ is the drain resistance and $R_S$ is the source resistance.

The thermal noise generated in the channel it is controlled only by the transconductance. The $R_G$ can be diminished by layout techniques.

### 3.3.3 Flicker noise

The flicker noise is also know as $1/f$ noise. The flicker noise is generated when carriers in movement are either caught or released randomly in networks located at the $Si-SiO_2$ interface and into the gate oxide. As the current in the MOS devices, is a surface current, the MOS transistors are highly susceptible to the defects at the interface having the higher flicker noise among the active semiconductors devices.

The flicker noise can be modeled by a voltage source in series with the gate terminal and its equation it is given by:

$$V_n^2 = \frac{K \Delta f}{C_{OX} WL f}$$

where $K$ is a constant in the order of $10^{-25} V^2 F$.

The power spectral density is inversely proportional to the frequency. The inverse dependency on $W \times L$ suggests that in order to diminish the noise in the device its area must be larger.
To quantify $1/f$ with respect to the thermal noise, both PSD are plotted (figure 3.11). The $1/f$ noise corner frequency is the intersection between the thermal noise and flicker noise.

![Figure 3.11: Flicker noise corner frequency.](image)

In figure 3.11, $f_C$ is computed by:

$$f_C = \frac{K}{C_{ox}WLg_m} \frac{3}{8kT}$$

(3.24)

Generally $f_C$ depends in both transistor size and bias current.

### 3.3.4 Bulk-Driven noise model

The gain factor referring the channel noise current to the input distinguishes the bulk-driven case from the gate-driven case. Also, the bulk sheet resistance of the bulk-driven MOSFET can contribute to additional thermal noise. The noise considerations for the bulk-driven MOSFET are explicitly described in the bulk-referred mean-square noise voltage expression for the MOSFET [34].

$$\overline{v_{ribulk}^2} = \left(\frac{8kT(1+\eta)}{3\eta^2 g_m} + \frac{KF}{2fC_{ox}WL\eta^2} + 4kT\left(\frac{1}{N}\right)^2 \left(\sum_{i=1}^{N} R_{bi} + \frac{1}{\eta^2} \sum_{i=1}^{N} R_{gi}\right)\right)\Delta f$$

(3.25)

where $N$ is the number of gate fingers within an interdigitated MOSFET structure, $R_{bi}$ is the effective series bulk resistance for $i$th gate channel, $R_{gi}$ is the effective series gate-metal resistance of the $i$th gate, and $\eta = g_{mb}/g_m$. MOSFET white and flicker noises referred to the bulk terminal are described by the first and second terms, respectively. The last two terms above describe the thermal noise attributed to bulk
and gate metal resistance.

In order to minimize bulk-referred noise for the bulk-driven MOSFET, the physical layout of the device should use bulk contacts generously. The contacts should be as close as possible to each gate finger, which minimize the noise contribution of bulk resistance determined by well sheet resistivity of approximately $2500 \Omega$/square.

3.4 ADC architectures

This section briefly introduces the most common ADC architectures. Among the most popular we can find the Flash, Pipelined, Successive Approximations, and Sigma-Delta ADCs. Figure 3.12 illustrates the trade-offs between the resolution and sampling rates.

![Figure 3.12: Trade-off between resolution and sampling rate.](image)

3.4.1 Flash

The Flash ADC is also known as parallel ADC due to the parallel voltage comparator circuit architecture. This ADC has the fastest speed among all ADC architectures but it has a low resolution. Therefore, this ADC is used in high speed and large band-
and gate metal resistance.

In order to minimize bulk-referred noise for the bulk-driven MOSFET, the physical layout of the device should use bulk contacts generously. The contacts should be as close as possible to each gate finger, which minimize the noise contribution of bulk resistance determined by well sheet resistivity of approximately 2500 Ohm/square.

3.4 ADC architectures

This section briefly introduces the most common ADC architectures. Among the most popular we can find the Flash, Pipelined, Successive Approximations, and Sigma-Delta ADCs. Figure 3.12 illustrates the trade-offs between the resolution and sampling rates.

![Figure 3.12: Trade-off between resolution and sampling rate.](image)

3.4.1 Flash

The Flash ADC is also known as parallel ADC due to the parallel voltage comparator circuit architecture. This ADC has the fastest speed among all ADC architectures but it has a low resolution. Therefore, this ADC is used in high speed and large band
width applications. A schematic of this ADC is shown in the figure 3.13.

As is depicted in figure 3.13, this architecture needs $2^n - 1$ comparators for a $n$-bit ADC. For example, if the ADC has a resolution of 10 bits then 1023 comparators are needed. Each of this comparators has a reference that is provided externally. The values are applied to the positive terminal of a comparator. Each value is equally spaced by $V_{ref}/(2^n)$.

The flash ADC converts the analog signal into the digital code in one clock cycle that has two phase periods. During the first phase period the signal is sampled and applied to the comparator inputs. After that, during the second phase period, the digital encoding network determines the correct output digital word and stores it in a buffer [37].

Tipically the sampling frequencies can be as large as $1GHz$ for a 6 bits word length.

3.4.2 Pipelined

The pipelined ADC consists at least of two low resolution flash ADC. Each stage has a S/H circuit to hold the residue from the previous stage and it is also used at the input of the pipelined ADC to avoid delay skew errors. The pipelined ADC block diagram is shown in figure 3.14.

After the hold cycle, the signal is applied into the low resolution flash ADC in order to generate a binary output. The binary output is converted back to the analog level and it is substracted out from the input signal. The residue is amplified and applied to the next stage. The segmented binary output from each stage is time-aligned.
Figure 3.14: ADC pipelined with sample and hold before a Multiplexer and One stage of the pipelined ADC by a shift register.

This ADC has the disadvantages that the time needed to convert a sample is $M$ clock cycles, where $M$ is the number of stages. Pipelined ADC can be used in high speed with low resolution or in low speed with high resolution applications.

### 3.4.3 Successive approximation register (SAR)

The SAR ADC has been used in many data acquisition and industrial applications. It consists of a comparator, a DAC, and digital control logic. The function of the control logic is to determine the value of each bit in a sequential manner based on the output of the comparator. The figure 3.15 shows a SAR ADC.

![Block diagram of a SAR ADC](image)

Figure 3.15: Block diagram of a SAR ADC
First the analog signal is sampled. Next, the digital control circuit assumes that MSB is 1 and all other bits of the word are 0. This word is applied to the DAC which provides the comparator with an analog signal of $V_{ref}/2$. If the comparator output is high then MSB is set to 1, otherwise MSB is set to 0. After that, the process continues assuming the next lower bit value equals to 1 and all remaining bits are 0. The value of this bit is determined in the same fashion. The process continues until all the values of the remaining bits have been decided.

For a $N$bits SAR ADC a single comparator is needed, while the Flash ADC requires $2^N - 1$ comparators. Therefore, this technique produces a large saving in power dissipation compared to the Pipelined or Flash ADC. However, the Flash ADC only needs one clock cycle to convert the signal to a binary output and the SAR ADC needs $N$ clock cycles to convert $N$ bit word.

### 3.4.4 Sigma-Delta ($\Sigma\Delta$)

The $\Sigma\Delta$ ADC is also called oversampling ADC. Its resolution can be as high as 24bit but it is not the fastest ADC.

A $\Sigma\Delta$ ADC consists of two main blocks: the analog $\Sigma\Delta$ modulator and the another one is the digital decimator. The modulator includes an integrator, a comparator and a single bit DAC. The $\Sigma\Delta$ ADC architecture is shown in the figure 3.16.

![Figure 3.16: Block diagram of a $\Sigma\Delta$ ADC](image)

The operation of $\Sigma\Delta$ ADC is as follows: when the integrator’s output is positive, the quantizer feeds back a positive reference signal that is subtracted from the input signal, in order to move the integrator output in the negative direction. Similarly, when the integrator output is negative, the quantizer feeds back a negative reference signal that is added to the incoming signal. The integrator therefore accumulates the difference between the input and quantized output signals and tries to maintain the
integrator output around zero. A zero integrator output implies that the difference between the input signal and quantized output is zero. In fact, the feedback around the integrator and quantizer forces the local average of quantizer output to track the local average value of the input signal. For inputs around zero, the output oscillates between two levels. The local average of the output can efficiently be computed by a decimator.

The latency of this architecture is much greater than in other architectures.

3.5 Selecting an ADC architecture

For the AFE, an ADC with 16-bit resolution, capable of operating at 0.5V supply voltage and with low power consumption is required.

The Flash ADC would require 65535 comparators, therefore occupying a lot of area and having a large power dissipation. For a pipelined ADC, 4-bit Flash modules are needed. This would require 60 comparators and it would dissipate a moderate amount of power.

We propose a ΣΔ ADC architecture which is more suitable for the BCI applications, since only 2 integrators, and one comparator are required to obtain a 16-bit resolution. Moreover, the Continuous-Time (CT) ΣΔ achieves lower power consumptions than other ADCs with similar resolutions.

3.6 ΣΔ Modulation

The basic ΣΔ modulator consists of a loop filter, a quantizer and a feedback loop. A digital to analog converter inside the feedback loop transfers back the output of the quantizer to a digital signal. The linear ΣΔ modulator models the quantizer with a quantization gain $k$ and a noise source. It is assumed that the DAC inside the feedback loop is ideal. In this system, there are two input signals, $x(n)$ and $e(n)$, and one output signal $y(n)$. The output of the ΣΔ modulator is:

$$Y(z) = H_x(z)X(z) + H_e(z)E(z)$$ (3.26)
integrator output around zero. A zero integrator output implies that the difference between the input signal and quantized output is zero. In fact, the feedback around the integrator and quantizer forces the local average of quantizer output to track the local average value of the input signal. For inputs around zero, the output oscillates between two levels. The local average of the output can efficiently be computed by a decimator.

The latency of this architecture is much greater than in other architectures.

3.5 Selecting an ADC architecture

For the AFE, an ADC with 16-bit resolution, capable of operating at 0.5V supply voltage and with low power consumption is required.

The Flash ADC would require 65535 comparators, therefore occupying a lot of area and having a large power dissipation. For a pipelined ADC, 4-bit Flash modules are needed. This would require 60 comparators and it would dissipate a moderate amount of power.

We propose a ΣΔ ADC architecture which is more suitable for the BCI applications, since only 2 integrators, and one comparator are required to obtain a 16-bit resolution. Moreover, the Continuous-Time (CT) ΣΔ achieves lower power consumptions than other ADCs with similar resolutions.

3.6 ΣΔ Modulation

The basic ΣΔ modulator consists of a loop filter, a quantizer and a feedback loop. A digital to analog converter inside the feedback loop transfers back the output of the quantizer to a digital signal. The linear ΣΔ modulator models the quantizer with a quantization gain $k$ and a noise source. It is assumed that the DAC inside the feedback loop is ideal. In this system, there are two input signals, $x(n)$ and $e(n)$, and one output signal $y(n)$. The output of the ΣΔ modulator is:

$$Y(z) = H_x(z)X(z) + H_e(z)E(z)$$  \hspace{1cm} (3.26)
integrator output around zero. A zero integrator output implies that the difference between the input signal and quantized output is zero. In fact, the feedback around the integrator and quantizer forces the local average of quantizer output to track the local average value of the input signal. For inputs around zero, the output oscillates between two levels. The local average of the output can efficiently be computed by a decimator.

The latency of this architecture is much greater than in other architectures.

3.5 Selecting an ADC architecture

For the AFE, an ADC with 16-bit resolution, capable of operating at 0.5V supply voltage and with low power consumption is required.

The Flash ADC would require 65535 comparators, therefore occupying a lot of area and having a large power dissipation. For a pipelined ADC, 4-bit Flash modules are needed. This would require 60 comparators and it would dissipate a moderate amount of power.

We propose a ΣΔ ADC architecture which is more suitable for the BCI applications, since only 2 integrators, and one comparator are required to obtain a 16-bit resolution. Moreover, the Continuous-Time (CT) ΣΔ achieves lower power consumptions than other ADCs with similar resolutions.

3.6 ΣΔ Modulation

The basic ΣΔ modulator consists of a loop filter, a quantizer and a feedback loop. A digital to analog converter inside the feedback loop transfers back the output of the quantizer to a digital signal. The linear ΣΔ modulator models the quantizer with a quantization gain $k$ and a noise source. It is assumed that the DAC inside the feedback loop is ideal. In this system, there are two input signals, $x(n)$ and $e(n)$, and one output signal $y(n)$. The output of the ΣΔ modulator is:

$$Y(z) = H_x(z)X(z) + H_e(z)E(z)$$  \hspace{1cm} (3.26)
where \( H_x(z) \) represents the signal transfer function and \( H_e(z) \) represents the quantization noise transfer function. The signal and noise transfer functions are:

\[
H_x(z) = \frac{H(z)}{1 + H(z)} \\
H_e(z) = \frac{1}{1 + H(z)}
\]

(3.27)

(3.28)

By properly choosing the loop filter transfer function \( H(z) \), the desired signal and noise transfer functions can be obtained within a certain band of interest. If the loop filter transfer function \( H(z) \) is designed to have a large gain inside the band of interest and small gain outside the band of interest, then the signal and noise transfer functions are:

\[
H_x(z) = 1 \\
H_e(z) = \frac{1}{1 + H(z)} \ll 1
\]

(3.29)

(3.30)

The signal can pass the \( \Sigma\Delta \) modulator directly and the noise is greatly reduced inside the band of interest. This is called noise shaping. For example, if an integrator is chosen to be the loop filter, its transfer function is:

\[
H(z) = \frac{z^{-1}}{1 - z^{-1}}
\]

(3.31)

Then the signal and noise transfer functions of the \( \Sigma\Delta \) modulator can be calculated as:

\[
H_x(z) = z^{-1} \\
H_e(z) = 1 - z^{-1}
\]

(3.32)

(3.33)
The loop filter transfer function, signal and noise transfer functions of the ΣΔ modulator are shown in figure 3.17. It is seen the signal is passed to the output with a delay of a clock cycle, while the quantization noise is passed through a first-order low-pass filter. Combined with the oversampling, the SNR of the ADC can be improved. This is the principle of the first-order low-pass ΣΔ modulator.

![Figure 3.17: Loop filter, signal and noise transfer function of a ΣΔ modulator.](image)

In the time-domain, the integrator integrates the difference between the input signal and the feedback output signal of the ΣΔ modulator. The result of the integrator is then fed to the quantizer. The negative feedback tries to minimize the difference between input output signals of the ΣΔ modulator. As a result, the average of the output signal of the ΣΔ modulator is tracking the input signal. This behavior is illustrated in figures 3.18 and 3.19.

It can be seen that the output of the ΣΔ modulator tracks the input signal. In figure 3.18, a single-bit quantizer is used in the ΣΔ modulator. The benefit of using a single bit quantizer is that the single-bit quantizer secures a completely linear behavior. This is, since there are only two output states in the single-bit quantizer and two points define a straight line, therefore, the single-bit quantizer is inherently linear. The single-bit quantizer is widely used in oversampled ADCs applications. The four-bit quantizer generates less quantization noise power compared to the single-bit quantizer, as shown in figure 3.19. As a result, the average value of the output tracks the input signal much closer than the single-bit one.

By applying different loop filters inside the ΣΔ modulator, a high attenuation of
quantization noise in a certain frequency band can be obtained. For example, when the loop filter is of second-order given by:

\[ H(z) = -\frac{z^{-2}}{1 + z^{-2}} \]  \hspace{1cm} (3.34)

Then the signal and noise transfer functions of the ΣΔ modulator are given by:

\[ H_x(z) = -z^{-2} \] \hspace{1cm} (3.35)

\[ H_n(z) = 1 + z^{-2} \] \hspace{1cm} (3.36)

In this case, the loop filter, signal and noise transfer functions of the ΣΔ modulator are shown in figure 3.20. The quantization noise is suppressed in the frequency band around \( f_s/4 \). This type of modulator is useful in digitizing signals within a certain frequency range and finds its applications in wireless transceivers.
3.6.1 Performance Metrics for the ΣΔ ADC

For oversampled ADCs, since the operation principles are different from the Nyquist ADCs, different performance metrics are used to evaluate their performance. Some important specifications are discussed as follows.

Signal to Noise Ratio.

The $SNR$ of a converter is the ratio of the input signal power to the noise power measured at the output of the converter. The maximum $SNR$ that a converter can achieve is called peak signal-to-noise-ratio ($SNR_p$). The noise here should include the quantization and circuit noise.

Signal to Noise and Distortion Ratio.

The $SNDR$ of a converter is the ratio of the input signal power to the power of the distortion components and noise measured at the output of the converter. The maximum $SNDR$ that a converter can achieve is called peak signal-to-noise-and-distortion-ratio ($SNDR_p$).

Dynamic Range.

The $DR$ is the ratio between the maximum input signal power that can be applied to the input of the converter without significant performance degradation, and the minimum detectable input signal power. A significant performance degradation of a
Figure 3.20: Loop filter, signal and noise transfer function of a band pass ΣΔ modulator.

The converter is considered as the $SNR$ drops more than $3dB$ below the peak $SNR$ value. The minimum detectable input signal is the input power that the converter has for a $SNR$ of $0dB$.

**Overload Level.**

The $OL$ is the relative input amplitude where the $SNR$ decreases by $3dB$ below the peak $SNR$.

These specifications are illustrated in figure 3.21. This figure shows the $SNR$ and $SNDR$ of the ΣΔ modulator versus the amplitude of the signal applied to the input of the converter. Naturally, the $SNR$ increases linearly with the increase of the input amplitude for an ideal converter. When the input signal amplitude is small, the distortion component is immerged in the noise floor of the converter. Therefore, the $SNR$ and $SNDR$ curves are merged together. With the increase of the input amplitude, the distortion power becomes larger than the noise power and the $SNDR$ starts to decrease.

The $SNDR_p$ reflects the linear performance of the converter. Due to the distortion power, the $SNDR_p$ is smaller than the $SNR_p$ for the same converter. After the converter reaches its $SNR_p$, the performance of the converter degrades drastically due to the overload of the modulator, where instability occurs. The overload is the special characteristics of the ΣΔ modulator. The overload level of a ΣΔ modulator defines the dynamic range of a converter. When the input amplitude is larger than a certain value, the ΣΔ modulator loop becomes unstable and the noise shaping disappears. Large quantization power in the signal band results into a drastic decrease of the $SNR$. In
the normal operation of the ΣΔ modulator, overload should be avoided.

3.6.2 Traditional ΣΔ ADC Topology

The ΣΔ ADC trades speed with resolution by means of oversampling and noise shaping, as discussed in the previous section. In this section, the single-loop ΣΔ modulator is introduced. The relationship between the performance and the topology parameters is also discussed in this section. Then the cascaded ΣΔ modulator is presented. Trade-offs in different topologies are analyzed in detail as follows.

Single-Loop Single-Bit ΣΔ Modulators

The single-loop ΣΔ converter is defined with only one loop in the whole converter. The ability of noise shaping can be improved by increasing the order of the loop filter. Figure 3.22 shows a block diagram of a first-order single loop ΣΔ modulator. By inserting another integrator inside the loop a second-order ΣΔ modulator can be obtained as shown in figure 3.23.
Similarly, by inserting more integrator stages inside the loop, a higher-order ΣΔ modulator can be synthesized. Figure 3.24 shows a general block diagram of the n-th order single loop ΣΔ modulator. Consequently, as illustrated in figure 3.25 the noise transfer functions become steeper in the signal band for higher-order ΣΔ modulators. The signal transfer function of an ideal n-th order ΣΔ modulator can be expressed as:

\[ H_x(z) = z^{-n} \]

\[ H_e(z) = (1 - z^{-1})^n \]  

The signal transfer function is only a n-th order delay and the noise transfer function is a n-th order high-pass filter. The total quantization noise power inside the signal band is:

\[ P_e = \int_{-f_s/2}^{f_s/2} S_e(f)|H(f)|^2 df \]

\[ P_e = \int_{-f_b}^{f_b} S_e(f)|1 - z^{-1}|^2 df \]
Then the SNR of the $n$-th order $\Sigma\Delta$ modulator can be calculated as:

$$P_e = \frac{\Delta^2}{2B} \left| \frac{j2\pi f}{f_s} \right|^{2n+1} df$$

where $B$ is the number of bits in the quantizer. This is the theoretical performance of an ideal $n$-th order single-loop $\Sigma\Delta$ modulator. Compared to the first-order $\Sigma\Delta$ modulator, the noise shaping ability of the $n$-th order $\Sigma\Delta$ modulator is greatly improved. However, the $\Sigma\Delta$ modulator loop can be unstable when the order is greater than two. The reason is that the higher loop-gain of the high-order loop filter causes an overload in the quantizer. Loop coefficients, $a_1...a_i$, are introduced to ensure the stability of a high order $\Sigma\Delta$ modulator. The constant $a_i$ in front of the integrator is called
the loop coefficient of this stage. Then the transfer function of the quantization noise is:

\[
H_e(z) = \frac{1}{1 + k \sum_{i=1}^{n} \prod_{j=i}^{n} a_j (\frac{z^{-1}}{1-z^{-1}})^{n-i+1}} \tag{3.44}
\]

The amplitude of the noise transfer function can be approximated as:

\[
|H_e(z)| \approx \frac{|1 - z^{-1}|^n}{k \sum_{i=1}^{n} a_i} \tag{3.45}
\]

Then the SNR of the ΣΔ modulator can be calculated as:

\[
SNR_p = SNR_{p(\text{ideal})} (k \prod_{i=1}^{n} a_i)^2 \tag{3.46}
\]

The quantization gain \( k \) is not determined for the single-bit quantizer, since it only responds to the polarity of the input signal. As a result, the gain of the last integrator is irrelevant to the operation of the ΣΔ modulator. In other words, the last loop coefficient can be chosen to have any value without affecting the performance of the ΣΔ modulator. For a single-bit ΣΔ modulator, the quantization gain \( k \) can be combined with the last integrator gain.

Normally the product of all coefficients is smaller than unity to ensure stability. Compared to the ideal ΣΔ modulator, the SNR degrades due to the introduction of the loop coefficients. By properly choosing the loop coefficients, the high order ΣΔ modulator can be made stable for the whole input range. However, the steepness of the noise transfer function is smoother than the ideal one, which means that the noise shaping ability is degraded.

According to equation 3.43 and 3.46, the noise shaping ability of a ΣΔ modulator is determined by the following factors: oversampling ratio (OSR), order of the noise shaping (\( n \)), number of bits (B) of the quantizer and loop coefficients (\( a_i \)).
Oversampling ratio.

The SNR of the ΣΔ ADC can be increased by \((2n + 1)3dB\), or \(n + 0.5\)bits by doubling the oversampling ratio, where \(n\) denotes the order of the loop filter. It is tempting to raise the oversampling ratio to increase the \(SNR\) of the ΣΔ modulator. However, it is restricted by the speed limit of the circuit and the power consumption. In practice, for the same performance, it is preferred to lower the oversampling ratio. Another driving force is the everincreasing bandwidth requirement, which also needs to lower the oversampling ratio. For high bandwidth converters, the oversampling ratio should be kept as low as possible. A lot of efforts have been made at the system level to lower the oversampling ratio and maintain the same performance.

Order of the loop filter.

The \(SNR\) of the converter can be increased by increasing the order of the loop filter \(n\). However, while increasing the order of the loop filter, the stability problem is the prior concern. Smaller loop coefficients are then introduced to maintain the stability of the converter. Consequently, the noise shaping ability is compromised. Moreover, more circuits are also required to expand the order of the loop filter. Practically the order of the loop filter should be less than five.

Number of bits of the quantizer.

For the intrinsic linearity of the single-bit quantizer and the single-bit DAC in the feedback loop, many ΣΔ ADCs employ a single-bit quantizer. However, increasing the number of bits in the quantizer increases the \(SNR\) of the converter significantly. For each additional bit in the quantizer, the \(SNR\) of the converter increased by \(6dB\). Moreover, by employing a multibit quantizer, the loop stability can also be improved and loop coefficients can be enlarged. Thus more powerful noise shaping ability is obtained. The linearity of the multibit DAC in the feedback loop directly affects the linearity of the converter. Since the feedback loop is connected directly to the input of the ΣΔ modulator, any non-linearity in the DAC can not be distinguished from the input signal and will be shown in the output. Therefore, the accuracy of the DAC should be at least as good as the ΣΔ converter in order not to degrade the performance of the ΣΔ converter.

Loop coefficients.

Loop coefficients are introduced to stabilize the ΣΔ modulator. However, they degrade the \(SNR\) of the ΣΔ modulator if not selected properly. The larger coefficients are, the better noise shaping ability can be achieved, and the higher the risk is to get instability for the ΣΔ modulator. A trade off between the stability and the \(SNR\) exists.
which need to be considered. Figure 3.26 shows the output spectrum of single-loop single-bit ΣΔ modulator from the first-order to the fourth-order. In the first-order ΣΔ modulator, large idle tones are found in the spectrum of the output, therefore, modulators of this kind should be avoided.

![Figure 3.26: Figure (a) to (d): output spectrum of first-order to fourth-order single loop single-bit ΣΔ modulators.](image)

3.6.3 Cascade Modulators

The augmentation of the loop filter to orders higher than two in single-stage modulators results in architectures which are prone to instability and thus they suffer from reduced scaling coefficients and reduced performance than an ideal higher order filter. As an alternative, cascaded or MASH (multistage noise shaping) topologies can combine high order noise shaping with the stability of low order single-stage modulators. They typically consist of several stages of lower-order ΣΔ modulators, where each higher stage receives a representation of the quantization noise of the previous stage as its input. With an appropriate recombination of all digital outputs the quantization noise of all but the last stage can be canceled. An illustrative implementation of a general cascaded ΣΔ modulator with M stages is shown in figure 3.27. There, $H_i(z)$
are loop filters of order $N_i$, the quantizers have a $B_{int|i} - \text{bit}$ resolution and the $DF_i$ are the digital recombination logic.

![Cascade ΣΔ modulators](image)

Figure 3.27: Cascade ΣΔ modulators.

The operation principle is easily understood as follows: by modeling the quantizer of the $i$th stage as additive noise $e_i(n)$, the outputs of an exemplary two-stage cascaded modulator become:

\[
y_1(n) = STF_1u_1(n) + NTF_1e_1(n)
\]

(3.47)

\[
y_2(n) = STF_2u_2(n) + NTF_2e_2(n)
\]

(3.48)

For the input of the second-stage follows from figure 3.27:

\[
u_2(n) = -c_1e_1(n)
\]

(3.49)

Thus, the overall output yields:

\[
y(n) = y_1(n)DF_1 + y_2(n)DF_2
\]

(3.50)
\[ y(n) = \text{STF}_1 u_1(n) \text{DF}_1 + \text{NTF}_1 e_1(n) \text{DF}_1 + c_1 \text{STF}_2(-e_1(n)) \text{DF}_2 + c_1 \text{NTF}_2 e_2(n) \text{DF}_2 \] (3.51)

The first objective of the digital cancellation logic is to eliminate the quantization noise of the first stage \( e_1(n) \), which yields the condition:

\[ DF_1 \text{NTF}_1 = c_2 DF_2 + \text{STF}_2 \] (3.52)

\[ DF_1 = \text{STF}_2|d, DF = 1/c_1 \text{NTF}_1|d \] (3.53)

where the suffix \( |d \) stands for an equivalent digital implementation of an analog transfer function. Doing so, the output of the cascaded modulator becomes:

\[ y(n) = \text{STF}_1 \text{STF}_2|d u_1(n) + 1/c_1 \text{NTF}_1|d \text{NTF}_2 e_2(n) \] (3.54)

Interestingly, apart from the interstage coupling coefficient \( c_1 \), (3.54) shows the ideal noise-shaping of second-stage cascaded \( \Sigma \Delta \) modulator, because through the digital cancellation logic all but the last quantization noise is canceled completely. The quantizer error of the last stage is attenuated by a noise-shaping function of an order equal to the number of integrators \( N_{\text{casc}} \) in the overall cascade.

\[ \text{NTF}_{\text{casc}} = \frac{(1 - z^{-1})^{N_{\text{casc}}}}{\prod_{i=1}^{M} c_i}, N_{\text{casc}} = \sum_{i=1}^{M} N_i \] (3.55)

Thus, only the interstage coupling coefficients \( c_i \), which prevent a possible overload of the input of the higher stages, decrease the performance below the ideal value. From 3.55 the integrated in-band noise of cascaded \( \Sigma \Delta \) modulators can be derived to:

\[ IBN_{\text{casc}} = \frac{\pi^{2N_{\text{casc}}}}{2N_{\text{casc}} + 1} \frac{\Delta_M^2}{12} OSR^{2N_{\text{casc}}+1} \prod_{i=1}^{M-1} \frac{1}{c_i^2} \] (3.56)

where \( M \) is the total number of cascaded stages, \( N_i \) the order of the \( i \)th stage, \( c_i \) the interstage connection scalings, while \( \Delta M \) is the quantizer step width of the last stage.

Principally, any stable single-loop \( \Sigma \Delta \) modulator can be used as one stage in a cascaded modulator. But in practice there exist some restrictions: first, due to their
intrinsic, unconditional stability, mostly first-order and second-order single-loop modulators are employed; by that, first stage first order modulators are avoided due to the tonal problems and an increased sensitivity to nonidealities.

3.6.4 Modulator Loop Filter Stability and Scaling

The above presented architectures provide the possibility to implement a noise-transfer and signal-transfer function with a certain filter characteristic. But together with considering about the loop filter implementation, the finding of such loop filter is of major interest.

The well-known drawback of single-loop single-bit ΣΔ modulators with orders higher than two is their tendency to instability. Thereby, stability is defined as a modulator condition, where all internal state variables, which are the integrator outputs, remain bounded over time. One measures to ensure stable operation in a possibly unstable control loop is the reduction of the loop-gain by appropriate filter scaling. The out-of-band gain of the ideal noise-transfer function increases heavily for increasing loop filter order \( N \). Consequently, it starts to overload the quantizer input, which yields a significantly decreased effective quantizer gain \( k_q \).

Thus, after having chosen a certain filter characteristic through one specific architecture, and after having designed an optimized noise-transfer function, the analysis of stability is of major importance. Therefore, several methods can be used, beyond others simulation or calculation. While simulations are surely the final prove for performance, stability, and other effects like pattern noise, calculations give the starting point for the loop filter and can even provide a closer insight into the behavior of the chosen ΣΔ modulator: the method of root-locus plots has been adopted for that purpose in single-loop, single-bit ΔΣ modulators. Therefore, the unknown quantizer gain \( k_q \) has been used as the variable gain of the root locus, which was found to be not defined in the case of a single-bit quantizer.

In the following, the STF of a third-order modulator with distributed feedback with \( H(z) = I(z) = 1/(z-1) \) is exemplarily considered. From the open loop transfer function, the root-locus plot can be derived and is shown in figure 3.28. The scaling coefficients have been illustratively varied from no scaling toward an optimal set of scaling coefficients for a third-order, single-bit ΣΔ modulator.

Obviously, three poles start at dc \( (z = \{1, 0\}) \) for \( k_q = 0 \). The real pole tends to \(-\infty\), but actually it will always be on the real axis inside the unit circle. This is due
to the effect of a stable limit cycle. The possible instability arises from the conjugate complex pair of poles, which leave the unit circle for small quantizer gains $k_q$ and enter it at a critical gain $k_{q,\text{crit}}$: without scaling ($a_i = 1$), this pole pair never gets into the stable area, i.e., the modulator will not work. For smaller scaling coefficients, the branches of the root-locus plot are bent into the unit circle, and a conditional stability is achieved, if the quantizer gain is larger than the critical gain. On the other hand, a high single-bit quantizer gain corresponds to small quantizer input signals and thus to a limitation of the quantizer input, since the output is fixed to the reference $\pm \Delta/2$.

A feasible enhancement of this linear examination is the calculation of the quantizer gain $k_q$ in the case of zero input signal, i.e., $k_{q0}$.

This calculation can only be formally done for orders $N \leq 2$, while for higher order loop filters numerical methods have to be used. The determination of $k_{q0}$ together with the critical gain $k_{q,\text{crit}}$ then yields an estimate, if the modulator is conditionally or unconditionally stable or even completely unstable. The modulator will be:

- Completely unstable, if one of its poles is out of the unit circle for $k_q = k_{q0}$, i.e., if the quantizer gain for zero input signal causes poles outside the unit circle
- Unconditionally stable, if the locus of its poles is completely inside the unit circle
for \( kq \leq kq_0 \), i.e., if for all input amplitudes larger than zero all poles remain inside the unit circle.

The given root-locus method is a linear approach to a strongly nonlinear system. Thus, this conditional stability and the finding of optimal scaling coefficients must be confirmed by behavioral simulations, and is usually based on two requirements: first, the modulator input signal has to be bounded into a specific interval, and second, the scaling has to prevent the noise-transfer function from peaking at high frequencies. As a rule of thumb, in it has been proposed to limit the out-of-band gain of the noise-transfer function of single-bit, single-loop modulators to 1.5.

3.6.5 CT ΣΔ Modulator

The Continuous Time ΣΔ Modulator was first mentioned in [39]. Here the signal is directly applied to the input of the modulator. The modulator consists of (see figure 3.29) a continuous time filter \( H(s) \), that can be implemented as an active RC-filter using operational amplifiers, operational transconductances amplifiers (OTA), \( gmC \)-filters or LC resonator structures; a quantizer that can be a sampled or a latched circuit, which is clocked at the modulator's sampling frequency \( f_s \); and finally to close the loop a DAC, that can be a non-return to zero, a return to zero or a return to open type.

Figure 3.29: Continuous Time ΣΔ Modulator

The main differences between Discrete Time (DT) modulators and CT modulators are attributed to the working principle.

Probably the key advantage of CT modulators over their DT counterpart, is that the sampling operation takes place inside the ΣΔ loop, in contrast to DT modulators, where a S/H circuit is placed at the input of the converter. In particular, if a large conversion bandwidth is desired, high-performance DT ΣΔ modulators are more difficult to design because of the stringent requirements on the fast, high-precision sample
and hold building block.

Beyond this favorable feature of noise-shaped S/H errors, the shift of the sampling operation behind a continuous-time filter in the forward, signal path results in some degree of implicit antialiasing filtering. This can be the most emphasizing argument for choosing a continuous-time \( \Sigma \Delta \) implementation.

Another performance limitation arises from the fact that the noise generated by the nonzero on-resistance of the switches and that of the amplifier is sampled together with the input signal. The overall accuracy of a switched-capacitor \( \Sigma \Delta \) modulator is provided by using a small time constant compared to the clock period, therefore, a noise cut-off frequency must be several times larger than the sampling frequency. Accordingly, a large amount of thermal noise is fold back into the signal band, constituting a fundamental resolution limit in SC \( \Sigma \Delta \) modulators. Further performance limitations are introduced by the finite and signal-swing dependant on-resistances of the switches, glitch-induced errors and the generated digital switching noise.

Timing errors of the sampling clock have a significant impact on the DT modulator sampling operation.

Consequently, a common benefit that comes along with the sampled nature of the DT counterpart is its relaxed sensitivity to timing variations or delays within the feedback path, both of which are a strong performance limitation in CT modulators.

CT modulators dissipate lower power than the DT counterpart, since the sampling occurs only at the comparator stage.

### 3.6.6 DT to CT conversion of \( \Sigma \Delta \) Modulators

A straight forward design procedure of a CT \( \Sigma \Delta \) modulator loop filter should start with a DT loop filter \( H(z) \). This way, design and simulation of the ideal CT \( \Sigma \Delta \) modulator can be done in discrete-time to speed-up the overall design procedure. Consequently, it is highly recommended to start the CT modulator design with the synthesis of a DT modulator showing the required performance and to proceed with a DT-to-CT conversion in order to obtain the equivalent CT modulator.

The most common methods for this transformation are: the modified Z-transform or the impulse-invariant transformation.
The Impulse Invariant Transformation

Principally the DT-to-CT approach is based on the clocked internal quantizer of the CT modulator, which makes it a kind of DT system at this point. Following a DT-to-CT equivalence is achieved in equation 3.30, if the input to both quantizers $u(t)$ and $u(n)$ are the same at the sampling instants.

$$q(n) = q(t)|_{t=nTs}$$ \hspace{2cm} (3.57)

Thus, the output bitstreams of both modulators and therefore the noise-performance are identical. In fig. 3.30, it is important to realize that the digital-to-analog converter in the feedback of the CT modulator acts as a discrete-to-continuous converter: while its input is a DT sample $y(n)$, its output is a continuous waveform $y(t)$, whose shape depends on the DAC transfer function $R_{DAC}(s)$. The above condition for the loop filter equivalence translates directly into:

$$Z^{-1}\{H(z)\} = \mathcal{L}^{-1}\{R_{DAC}(s)H(s)\}|_{t=nTs}$$ \hspace{2cm} (3.58)

In the time domain this leads to the condition:

$$h(n) = [r_{DAC} * h(t)]|_{t=nTs} = \int_{-\infty}^{\infty} r_{DAC}(\tau) h(t-\tau) d\tau |_{t=nTs}$$ \hspace{2cm} (3.59)

where $r_{DAC}(t)$ as the impulse response of the specific DAC. This transformation between DT and CT domain is called the impulse-invariant transformation, because it makes the open-loop impulse responses equal at the sampling instances.
This transformation enables the design of a CT loop filter $H(s)$, which together with a specific DAC transfer function $RDAC(s)$, matches exactly the noise-shaping behavior of a DT loop filter $H(z)$. For a given architecture, the actual transformation can be performed using equation 3.59 for a specific loop filter arrangement.

### Modified Z-Transform

Another method for establishing the CT loop filter is the modified Z-transform. This approach is based on the general Z-transform but extended, such that the discrete system behavior can be calculated at all instants of time, which is particularly important for mixed-signal, sampled-data systems with delay or multirate sampled systems.

In order to determine the equivalent CT loop filter for a certain modulator architecture with a certain feedback DAC pulse shape, the DT loop transfer function is computed and compared with the original DT loop filter function, in the same way as shown during the impulse invariant transformation. $H(s)$ will be multiplied with the desired DAC impulse response $RDAC(s)$ and according to the equation 3.60, the modified Z-transform is adopted on it.

$$H(z) = \sum_{i} z^{m_i} \{H(s)R_{DAC(s)}\}$$  \hspace{1cm} (3.60)

The variable delay factor $m_i$ is the key parameter of the modified Z-transform. The value $m_i$ is normalized to the sampling period and bounded between $0 < m_i < 1$, whereas the extremes 0 confirm to the previous sample instant and 1 to the next. In general, for every time instance, in which the CT loop filter function changes its behavior, an additional delay factor is introduced. For example, this means for an ideal NRZ-DAC pulse:

- The first time instant is the rising edge of the DAC pulse at $t = 0$, which results in $m_1 = 1 - 0 / TS = 1$.
- The second time instant is the falling edge at $t = 1 TS$. Thus $m_2$ yields $m_2 = 1 - TS/TS = 0$.

Next, each loop filter term is transferred with respect to all time instances $m_i$ according to the table 3.1. Finally, a coefficient comparison with the original DT loop filter function leads to the wanted CT coefficients $k_i$. 

57
Table 3.1: Modified Z-transform equivalences.

<table>
<thead>
<tr>
<th>( S)-domain</th>
<th>( Z_m)-domain equivalents</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \frac{1}{z^2} )</td>
<td>( \frac{mT_s}{z-1} + \frac{T_s}{(z-1)^2} )</td>
</tr>
<tr>
<td>( \frac{1}{a(z+s_k)} )</td>
<td>( \frac{1}{s_k(z-1)} - \frac{T_s}{z-e^{-s_k T_s}} )</td>
</tr>
<tr>
<td>( \frac{1}{z^3} )</td>
<td>( T_s^2 \frac{m^2}{z-1} + \frac{s_k T_s}{(z-1)^2} + \frac{2}{(z-1)^3} )</td>
</tr>
<tr>
<td>( \frac{1}{z^4(s+s_k)} )</td>
<td>( s_k^2 T_s^2 (m+1/2)-s_k T_s )</td>
</tr>
<tr>
<td>( \frac{1}{s^2(z+s_k)} )</td>
<td>( \frac{6}{z-1} - \frac{s_k T_s}{z-e^{-s_k T_s}} )</td>
</tr>
</tbody>
</table>

3.6.7 DACs in CT ΣΔ Modulation

A wide variety of DAC pulses exists. Here the more common DACs, NRZ and RZ, are addressed. These DACs generate a rectangular pulse.

Non-Return to Zero DAC

The non-return to zero (NRZ) DAC produces an output pulse duration of \( \beta = 1 + \alpha \), where \( \beta \) and \( \alpha \) are normalized with respect to the sampling clock period \( T \), i.e. the pulse is maintained during all the period. The amplitude of the pulse is quantized in two levels.

The major drawback is the intersymbol interference.

![NRZ pulse](image)

Figure 3.31: NRZ pulse.
Return to Zero DAC

The return to zero (RZ) DAC produce a pulse of $\beta < 1 + \alpha$, where $\beta$ and $\alpha$ are normalized with respect to $T$. By using this DAC, the intersymbol interference is avoided, because before each input signal enters, the output DAC resets to a constant DC value.

![Figure 3.32: RZ pulse.](image)

3.7 State-of-the-Art in CMOS Amplifiers and $\Sigma\Delta$ ADC

3.7.1 Low voltage amplifiers

Different techniques have been developed for low-voltage operation such as, charge-pump, low $V_{TH}$, bulk-forward biased, bulk-driven and devices working in weak inversion.

Amplifiers with bulk as input with supply voltage down to 0.8V has been reported in [35], [40], [41] and [42]. In [35] and [40] a complementary bulk-driven differential pairs are used in order to achieve rail-to-rail input operation. These amplifiers extensively uses bulk forward bias in order to reduce the transistor’s threshold voltage. References [41] and [42] show amplifiers working at 0.6V supply voltage with transistors operating in weak inversion and having a bulk-driven differential input.

Recently two amplifiers working in subthreshold region with 0.5V power supply have been reported in [43]. The called Body-Input OTA, shown in figure 3.33, uses the bodies of a PMOS transistors as input terminals, and has an input common mode voltage of 0.25V in order to reduce the $V_{TH}$ and increase the inversion level. The input transconductance is provide by the $g_{mb}$. A common mode feedback circuit has been added in order to perform the CM operation. Two stages are connected in cascade in
Return to Zero DAC

The return to zero (RZ) DAC produce a pulse of \( \beta < 1 + \alpha \), where \( \beta \) and \( \alpha \) are normalized with respect to \( T \). By using this DAC, the intersymbol interference is avoided, because before each input signal enters, the output DAC resets to a constant DC value.

![RZ pulse](image)

Figure 3.32: RZ pulse.

3.7 State-of-the-Art in CMOS Amplifiers and \( \Sigma \Delta \) ADC

3.7.1 Low voltage amplifiers

Different techniques have been developed for low-voltage operation such as, charge-pump, low \( V_{TH} \), bulk-forward biased, bulk-driven and devices working in weak inversion.

Amplifiers with bulk as input with supply voltage down to 0.8V has been reported in [35], [40], [41] and [42]. In [35] and [40] a complementary bulk-driven differential pairs are used in order to achieve rail-to-rail input operation. These amplifiers extensively uses bulk forward bias in order to reduce the transistor’s threshold voltage. References [41] and [42] show amplifiers working at 0.6V supply voltage with transistors operating in weak inversion and having a bulk-driven differential input.

Recently two amplifiers working in subthreshold region with 0.5V power supply have been reported in [43]. The called Body-Input OTA, shown in figure 3.33, uses the bodies of a PMOS transistors as input terminals, and has an input common mode voltage of 0.25V in order to reduce the \( V_{TH} \) and increase the inversion level. The input transconductance is provide by the \( g_{m_b} \). A common mode feedback circuit has been added in order to perform the CM operation. Two stages are connected in cascade in
order to achieve higher gain. The open loop gain for this topology is 52dB with a BW of 2.5 MHz.

![Ultra Low Voltage body-input OTA](image)

Another low voltage configuration called Gate-Input OTA is reported in [43]. This OTA is able to work 0.5V rail-to-rail, having a 62dB DC gain and 75μW of power dissipation. Figure 3.34 illustrates the circuit diagram of this device.

![Ultra Low Voltage gate-input OTA](image)

Reference [44] reports a more compact solution for gate-input OTA CM operation. The proposed OTA has an intrinsic common-mode rejection. This OTA has an open loop gain of 55dB and BW of 8.7 MHz. Figure 3.35 shows the schematic diagram of this device.

Some other related OTAs are reported in [46], [47] and [48]. These OTAs are based in the gate-input and body-input OTA, contributing with different CMFF schemes.
A summary of these OTA specifications are shown in the table 3.2.

Table 3.2: Low-voltage amplifiers specification.

<table>
<thead>
<tr>
<th>Supply</th>
<th>Gain</th>
<th>BW</th>
<th>Consumption</th>
<th>Noise</th>
<th>Process</th>
<th>Ref</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5V</td>
<td>52dB</td>
<td>2.5MHz</td>
<td>110µW</td>
<td>280V/√Hz @10KHz</td>
<td>0.18µm</td>
<td>[43] (body)</td>
</tr>
<tr>
<td>0.5V</td>
<td>62dB</td>
<td>10MHz</td>
<td>75µW</td>
<td>225V/√Hz @10KHz</td>
<td>0.18µm</td>
<td>[43] (gate)</td>
</tr>
<tr>
<td>0.5V</td>
<td>55dB</td>
<td>8.7MHz</td>
<td>77µW</td>
<td>157V/√Hz @10KHz</td>
<td>0.18µm</td>
<td>[44]</td>
</tr>
<tr>
<td>0.5V</td>
<td>61dB</td>
<td>41MHz</td>
<td>510µW</td>
<td>28V/√Hz @10KHz (in)</td>
<td>0.18µm</td>
<td>[45]</td>
</tr>
<tr>
<td>0.5V</td>
<td>65dB</td>
<td>550KHz</td>
<td>28µW</td>
<td>675V/√Hz @10KHz (in)</td>
<td>0.18µm</td>
<td>[47]</td>
</tr>
<tr>
<td>0.5V</td>
<td>90dB</td>
<td>100KHz</td>
<td>1.5µW</td>
<td>–</td>
<td>0.35µm</td>
<td>[48]</td>
</tr>
</tbody>
</table>

### 3.7.2 ΣΔ ADCs

Most of the ADCs used in bio-potential signal conversion are based upon the Sigma-Delta ΣΔ architecture [49],[50]. The ΣΔ ADC handles higher resolutions than pipelined or flash ADCs considering the same level of complexity. Table 3.3 illustrate some specifications of ΣΔ that are proposed for biomedical systems.

References [55] and [56] report an ultra-low voltage third order CT ΣΔ Modulators. Reference [55] propose a Return to Open (RTO) architecture in order to allow the realization of return-to-zero signaling feedback DAC with ultra-low supply voltage. The RTO is needed to avoid inter-symbol interference (ISI). The OTA of the modula-
Table 3.3: DT ΣΔ ADC specification.

<table>
<thead>
<tr>
<th>Supply</th>
<th>Resolution</th>
<th>OSR</th>
<th>Consumption</th>
<th>Process</th>
<th>Ref</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.5V</td>
<td>12 bits</td>
<td>5MHz</td>
<td>0.85mW</td>
<td>0.18 μm</td>
<td>[49]</td>
</tr>
<tr>
<td>3V</td>
<td>12 bits</td>
<td>50KHz</td>
<td>2.1mW</td>
<td>0.8 μm</td>
<td>[50]</td>
</tr>
<tr>
<td>5V</td>
<td>10.5 bits</td>
<td>1.63MHz</td>
<td>60mW</td>
<td>0.8 μm</td>
<td>[51]</td>
</tr>
<tr>
<td>1.1V</td>
<td>14 bits</td>
<td>16KHz</td>
<td>0.5mW</td>
<td>0.35 μm</td>
<td>[52]</td>
</tr>
<tr>
<td>2.5V</td>
<td>16 bits</td>
<td>–</td>
<td>0.065mW</td>
<td>4 μm</td>
<td>[53]</td>
</tr>
<tr>
<td>1.8V</td>
<td>10 bits</td>
<td>1MHz</td>
<td>0.4mW</td>
<td>0.18 μm</td>
<td>[54]</td>
</tr>
</tbody>
</table>

Tors are based in Body-Input OTA and the comparator is a gate-clocked that uses the body as an input terminal. Figure 3.36 shows the modulator which works with power supply voltages of 0.5V.

Reference [57] presents a fourth order CT ΣΔ modulator, with a 4bit internal quantizer operating at 300MHz. The integrators are resonators and this modulator achieves a resolution of 11bits.

Reference [58] describes a low voltage low noise third order modulator where $G_m - C$ integrators are implemented by a simple inverter and capacitors. This modulator achieves a SNR of 77dB with a 1.5V supply voltage.

Table 3.4 summarizes key specifications of low-voltage low-power CT ΣΔ ADCs.
Table 3.4: CT ΣΔ ADC specification.

<table>
<thead>
<tr>
<th>Supply</th>
<th>SNDR</th>
<th>BW</th>
<th>Consumption</th>
<th>Process</th>
<th>Ref</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5V</td>
<td>74dB</td>
<td>25KHz</td>
<td>300μW</td>
<td>0.18μm</td>
<td>[55]</td>
</tr>
<tr>
<td>0.5V</td>
<td>81dB</td>
<td>25KHz</td>
<td>300μW</td>
<td>0.18μm</td>
<td>[56]</td>
</tr>
<tr>
<td>1.5V</td>
<td>74dB</td>
<td>15MHz</td>
<td>70mW</td>
<td>0.13μm</td>
<td>[57]</td>
</tr>
<tr>
<td>1.5V</td>
<td></td>
<td>600KHz</td>
<td>6mW</td>
<td>90nm</td>
<td>[58]</td>
</tr>
</tbody>
</table>

3.8 Conclusions

In this chapter, the theoretical background was addressed. In the first section, the trends in the future CMOS technologies were shown. Moreover, this section presented the main low voltage circuits techniques: the composite transistor, the lateral BJT, the forward-biased bulk-source and the bulk-driven technique. However, if these techniques are operating in strong-inversion, there is a main limitation, the supply voltage could not be lower than the sum of the threshold voltage of the stacked transistors. Concluding, that operating these circuits in subthreshold region, the reduction of the supply voltage could be possible.

In section 2, the theory of CMOS transistors operating at subthreshold region was presented, in where was stated that the drain current behavior is exponential, and that the devices needs at least $3U_T$ in order to have good linearity. The theory of noise in CMOS devices was presented in section 3, in which the flicker noise and white noise were introduced.

In sections 4, 5 and 6, the ADC architectures, the selection of the ADC architecture and the theory of the selected ADC were respectively presented. The selected architecture is the CT-ΣΔ ADC. It was selected due its good performance for high resolution and low power consumption.

Finally, the state-of-the-art was presented in section 7. A summary table of the most promising circuits was presented in this section.
Table 3.4: CT ΣΔ ADC specification.

<table>
<thead>
<tr>
<th>Supply</th>
<th>SNDR</th>
<th>BW</th>
<th>Consumption</th>
<th>Process</th>
<th>Ref</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5V</td>
<td>74dB</td>
<td>25KHz</td>
<td>300μW</td>
<td>0.18μm</td>
<td>[55]</td>
</tr>
<tr>
<td>0.5V</td>
<td>81dB</td>
<td>25KHz</td>
<td>300μW</td>
<td>0.18μm</td>
<td>[56]</td>
</tr>
<tr>
<td>1.5V</td>
<td>15MHz</td>
<td>70mW</td>
<td>70mW</td>
<td>0.13μm</td>
<td>[57]</td>
</tr>
<tr>
<td>1.5V</td>
<td>74dB</td>
<td>600KHz</td>
<td>6mW</td>
<td>90nm</td>
<td>[58]</td>
</tr>
</tbody>
</table>

3.8 Conclusions

In this chapter, the theoretical background was adress. In the first section, the trends in the future CMOS technologies were shown. Moreover, this section presented the main low voltage circuits techniques: the composite transistor, the lateral BJT, the forward-biased bulk-source and the bulk-driven technique. However, if these techniques are operating in strong-inversion, there is a main limitation, the supply voltage could not be lower than the sum of the threshold voltage of the stacked transistors. Concluding, that operating these circuits in subthreshold region, the reduction of the supply voltage could be possible.

In section 2, the theory of CMOS transistors operating at subthreshold region was presented, in where was stated that the drain current behavior is exponential, and that the devices needs at least $3U_T$ in order to have good linearity. The therory of noise in CMOS devices was presented in section 3, in which the flicker noise and white noise were introduced.

In sections 4, 5 and 6, the ADC architectures, the selection of the ADC architecture and the theory of the selected ADC were respectively presented. The selected architecture is the CT-ΣΔ ADC. It was selected due its good performance for high resolution and low power consumption.

Finally, the state-of-the-art was presented in section 7. A summary table of the most promising circuits was presented in this section.
Chapter 4

A 0.35μm CMOS Analog Front End Design

This chapter presents the analysis and the simulation results of the proposed Analog Front End (AFE) implemented using the 0.35μm CMOS technology process.

Figure 4.1 illustrates all the blocks that integrate the whole system. The first stage is the Ultra-Low-Voltage (ULV) Operational Transconductance Amplifier (OTA) and the second stage is the second order CT ΣΔ Modulator.

The preamplifier and the modulator are able to operate with a 0.5 of supply voltage. The last two stages of the AFE operates with a supply voltage of 1V. Moreover, an interface module, between the Modulator and Decimator, is necessary to interpret the bitstream (either "0" or "1") by the Decimator. This interface is designed using a simple inverter with a threshold voltage of 0.3V. The decimator stage is based on a FIR filter using 64 coefficients.

In the following sections, the AFE will be explained in more detail.

4.1 Ultra-Low-Voltage Amplifier

Differential pairs are commonly used as input stages in voltage amplifiers. In the case of an ULV-OTA the tail current must be removed in order to have more voltage headroom [44], however a Common Mode Feedforward (CMFF) must be added to improve the Common Mode (CM) operation and CM rejection ratio (CMRR). The CMFF
module is a transconductor whose differential transconductance is ideally zero. This method is shown in figure 4.2.

The ULV amplifier configurations reported in the literature are based on current source amplifiers (CSA). Here, we propose a two-stage topology which is able to operate with 0.5 supply voltage where the first stage is similar to the folded cascode (FC) OTA and the output stage is a CSA to achieve greater output swing.

![ULV OTA block diagram](image)

**Figure 4.2: ULV OTA block diagram.**

### 4.1.1 First OTA stage

A configuration similar to FC was chosen for the first stage and a CSA for the output stage of the ultra-low voltage OTA’s design. The proposed circuit is shown in figure 4.3.

![Ultra Low Voltage OTA](image)

**Figure 4.3: Ultra Low Voltage OTA**
The main difference between the classical FC and the proposed configuration is that the former has a stack of 4 transistors (figure 4.4) at its output, to obtain a high output resistance while the proposed topology only has a stack of 3 transistors. Assuming that all the devices are working in saturation ($V_{DSat} \geq 0.1V$), and using 4 transistors, an ultra-low voltage supply produces an extremely reduced output swing. Hence, to increase the output swing and have relatively higher gains 3 transistors are stacked. Nevertheless, an extra stage is needed to improve the output swing.

![Figure 4.4: Classical Folded Cascode OTA configuration.](image)

In the proposed topology, a differential PMOS pair is used as input ($M_{1a}$ and $M_{1b}$) in order to reduce the noise, the bulks of the transistors are forward biased to reduce the $V_{TH}$, increase the inversion level [43] and set the output common mode. The $V_{cm,o}$ is set to $V_{DD}/2$ to have maximum output swing. Since the EEG signal has small offset ($\sim 1 \mu V$), the input transistors are always on.

Transistors $M_{3a}$ and $M_{3b}$ constitute two symmetric common gate amplifiers (CGA). The current sources $M_{2a}$ and $M_{2b}$ provide the current bias to the CGA and are also the current sources for the differential input. Both CGAs have an active load (current source) composed by $M_{4a}$ and $M_{4b}$. Bulks of $M_{4}$ are connected to the gate and bulks of all the NMOS are connected to a biasing circuit that generates a voltage of $V_{DD}/2$ in order to reduce the $V_{TH}$.

Due to $I_{tail}$ has been removed from the design in order to provide voltage head-
room, devices $M_5, M_6$ and capacitors $C_{c1a}, C_{c1b}$ are added to perform CM operation and achieve good CMRR.

The small signal model of the OTA is shown in figure 4.5. Using nodal analyzes we have:

$$\frac{-g_{m1}V_{in}}{V_{out}} = (g_{ds1} + g_{ds2} + g_{mb3} + g_m + g_{ds3})V_1 - g_{ds3}V_{out}$$  \hspace{1cm} (4.1)

$$-(g_m + g_{mb3} + g_{ds3})V_1 + (g_{ds3} + g_{ds4})V_{out} = 0$$  \hspace{1cm} (4.2)

By solving for $V_{out}/V_{in}$ the DC gain of this stage is obtained:

$$A_{v1} = \frac{-g_{m1}(g_{ds3} + g_m + g_{mb3})}{g_{ds3}(g_{ds1} + g_{ds2}) + g_{ds4}(g_{ds1} + g_{ds2} + g_{ds3} + g_m + g_{mb3})}$$  \hspace{1cm} (4.3)

assuming that $(g_{ds1} + g_{ds2}) \gg (g_m + g_{mb3} + g_{ds3})$ then the DC-gain becomes

$$A_{v1} = \frac{-g_{m1}(g_{ds3} + g_m + g_{mb3})}{(g_{ds1} + g_{ds2})(g_{ds3} + g_{ds4})}$$  \hspace{1cm} (4.4)
By decreasing the current in the CGA, the output resistance increases, enhancing the gain of this stage, \( A_{v1} \). However, the unit gain-bandwidth (GBW) is reduced.

The input referred white and flicker noise for this stage is:

\[
\bar{V}_{n_{in}}^2 = 2\bar{V}_{n_1}^2 + 2\left(\frac{g_{m2}}{g_{m1}}\right)^2\bar{V}_{n_2}^2 + 2\left(\frac{g_{m3}}{g_{m1}}\right)^2\bar{V}_{n_3}^2 + 2\left(\frac{g_{m4}}{g_{m1}}\right)^2\bar{V}_{n_4}^2
\]  

(4.5)

and

\[
\bar{V}_{n_i}^2 = \frac{2q}{I_D}\left(\frac{nKT}{q}\right)^2 + \frac{K_F}{C_{ox}W_iL_iL_f}
\]  

(4.6)

where \( i \) is the number of the device, \( k = 1.38 \times 10^{-23} J/°K \) is the Boltzman constant, \( n \) is the slope factor, \( I_D \) is the drain current, \( T \) is the temperature, \( K_F \) is the flicker noise process dependent constant, \( C_{ox} \) is the oxide capacitance, \( f \) is the frequency and \( W_i, L_i \) are the transistor dimensions. The first expression of the equation 4.6 denotes the white noise and the second the flicker noise.

The frequency behavior of the proposed ULV-OTA can be obtained by analyzing the figure 4.5, including the capacitors. \( C_1 \) includes \( C_{gd1}, C_2 \) includes \( C_{gd2}, C_{bd2}, C_{gs3} C_{bs3} \) and \( C_3 \) includes \( C_L, C_{gd3}, C_{bd3}, C_{gd4}, \) and \( C_{bd4} \).

\[-(g_{m1} - sC_1)V_{in} = (g_{ds1} + g_{ds2} + g_{mb3} + g_{m3} + g_{ds3} + s(C_2 + C_c))V_1 - (g_{ds3} + sC_c)V_{out} \]  

(4.7)

\[-(g_{m3} + g_{mb3} + g_{ds3} + sC_c)V_1 + (g_{ds3} + g_{ds4} + s(C_3 + C_c))V_{out} = 0 \]  

(4.8)

By solving for \( V_{out}(s)/V_{in}(s) \) gives:

\[
\frac{V_{out}(s)}{V_{in}(s)} = \left(-\frac{g_{m1}(g_{ds3} + g_{m3} + g_{mb3} + sC_c)}{K}\right)\left(\frac{1}{1 + as + bs^2}\right)
\]  

(4.9)
where

\[ a = \frac{A}{K} \]
\[ b = \frac{B}{K} \]

and

\[ A = (g_{ds3} + g_{ds4})C_2 + (g_{ds1} + g_{ds2} + g_{ds4})C_c + (g_{ds1} + g_{ds2} + g_{ds3} + g_{m3} + g_{mb3})C_3, \]
\[ B = C_3C_2 + C_2C_c + C_2C_c, \]
\[ K = g_{ds3}(g_{ds1} + g_{ds2}) + g_{ds4}(g_{ds1} + g_{ds2} + g_{ds3} + g_{m3} + g_{mb3}) \]

the poles can be obtained from,

\[ p_1 = -\frac{K}{A} \]
\[ p_2 = -\frac{A}{B} \]

assuming that \( C_c \gg C_3, C_3 \gg C_2 \) then the dominant pole is:

\[ p_1 = -\frac{g_{ds3} + g_{ds4}}{C_c} \quad (4.10) \]

assuming that \((g_{ds1} + g_{ds2}) \gg g_{ds4}\) the nondominant pole is given by:

\[ p_2 = -\frac{g_{ds1} + g_{ds2}}{C_3} \quad (4.11) \]

Then BW defined as \( Av|p_1| \) is:

\[ BW = \frac{g_{m1}(g_{m3} + g_{mb3} + g_{ds3})}{(g_{ds1} + g_{ds2})C_c} \quad (4.12) \]
In the design, $g_{m1}$ is set larger than $g_{m2}$ and $g_{m4}$, in order to reduce the total input referred noise. Only the noise of the first stage is computed, since the gain is high enough to overcome the equivalent noise of the output stage.

The transistor dimensions of the first amplifier’s stage are shown in the table 4.1.

<table>
<thead>
<tr>
<th>Device</th>
<th>$W$ ($\mu$m)</th>
<th>$L$ ($\mu$m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$M_{1_{a,b}}$</td>
<td>604</td>
<td>0.35</td>
</tr>
<tr>
<td>$M_{2_{a,b}}$</td>
<td>80</td>
<td>0.35</td>
</tr>
<tr>
<td>$M_{3_{a,b}}$</td>
<td>10</td>
<td>0.35</td>
</tr>
<tr>
<td>$M_{4_{a,b}}$</td>
<td>70</td>
<td>0.35</td>
</tr>
<tr>
<td>$M_{5_{a,b}}$</td>
<td>2</td>
<td>0.35</td>
</tr>
<tr>
<td>$M_6$</td>
<td>28</td>
<td>0.35</td>
</tr>
</tbody>
</table>

The EEG signal has frequencies from $0.5 \text{Hz}$ to $100 \text{Hz}$, therefore the amplifier must have a bandwidth larger than $100 \text{Hz}$. The simulation shows that the first stage has a differential open loop gain for this stage is $53 \text{dB}$ with a $BW$ of $5.2 \text{MHz}$ and PM of $91.7^\circ$. The open loop gain is shown in figure 4.6.

![Figure 4.6: First stage open loop gain.](image-url)
By adding the CMFF a CMRR of $44dB@10Hz$ and $36.8dB@100Hz$ was achieved. Figure 4.7 shows the CMRR curve for the frequency range from 1 to 100Hz.

![Figure 4.7: Common mode rejection ratio.](image)

Figure 4.7: Common mode rejection ratio.

Figure 4.8 illustrates the OTA’s input referred noise in the frequency range of 1 to 100KHz. The simulation uses typical $0.35\mu m$ CMOS models and shows just $240nV/\sqrt{Hz}$ of input referred noise at 100Hz.

![Figure 4.8: Total Input referred noise.](image)

Figure 4.8: Total Input referred noise.

Figure 4.9 shows the OTAs first stage layout where each transistor is labeled and requiring an overall area of $175\times113\ \mu m^2$.

71
4.1.2 Output OTA stage design

The second stage follows a tandem configuration with the first stage and is used to achieve higher gains while maximizing the output swing.

Devices $M_{7a}$ and $M_{7b}$ are used as input transistors. The bulk of these devices fixes the output common mode operation to $V_{DD}/2$. Transistors $M_8$ are current sources. Figure 4.10 shows the diagram of the Common Source Amplifier (CSA) working in the subthreshold region.

![Common Source Amplifier Diagram](image)
The gain of this stage is obtained by analyzing the small signal model (figure 4.11):

\[
0 - g_m V_{in} + (g_{ds7} + g_{ds8}) V_{out}
\]  

(4.13)

Solving for \( V_{out} / V_{in} \) the voltage gain is obtained as follows:

\[
A_{e2} = \frac{-g_m}{g_{ds7} + g_{ds8}}
\]  

(4.14)

The whole amplifier gain is:

\[
A_{vout} = A_{e1} \times A_{e2}
\]  

(4.15)

The transistors’ size of the output stage are shown in table 4.2.

<table>
<thead>
<tr>
<th>Device</th>
<th>W ((\mu m))</th>
<th>L ((\mu m))</th>
</tr>
</thead>
<tbody>
<tr>
<td>(M7_{a,b})</td>
<td>597</td>
<td>0.35</td>
</tr>
<tr>
<td>(M8_{a,b})</td>
<td>5</td>
<td>0.35</td>
</tr>
</tbody>
</table>

The simulation shows a gain of 32.5\(dB\) with a BW of 24.34\(kHz\) and a PM of 73\(^\circ\) (figure 4.12).
Figure 4.12: Output stage open loop gain.

Figure 4.13 shows the voltage output swing of the output stage, where a 400mV output voltage swing is observed.

Figure 4.13: Output stage output voltage swing.

The layout of the output amplifier stage is shown in figure 4.14 whose dimensions are $94\mu m \times 113\mu m$. 
4.1.3 Biasing Circuits

Biasing circuits are developed in order to set the DC operational point of both amplifiers. For the first amplifier stage, three circuits are developed. Amplifier’s biases $V_L$ and $V_{ptat}$ keep a constant gain over process-temperature variations. Through terminals $V_{OCMP}$ and $V_{OCMN}$, $V_{OCMP2}$ and $V_{OCMN2}$, $V_{ocm}$ is set. Figure 4.15 shows all the building blocks of the amplifier, including the biasing stages. The circuits for $V_L$ and $V_{OCM}$ are based on reference [43].
**Vptat biasing**

The Vptat bias circuit generates a voltage that is proportional to the absolute temperature. The generated voltage feeds the first stage OTA’s current source. The circuit is based on the well-known PTAT bipolar circuit reported in [59].

To compare the behaviour of the CMOS in weak inversion (equation 3.15) and the bipolar transistor, we use the Ebers-Moll model as follows:

\[ I_{C} = I_{S}(e^{V_{BE}/U_{T}} - e^{V_{BC}/U_{T}}) \]  

(4.16)

The comparison shows that the CMOS operating in weak inversion is equivalent to the bipolar transistor. Then as described in [60], bipolar transistor can be substituted by CMOS transistor working in subthreshold regim (see figure 4.16).

![Figure 4.16: PTAT circuit.](image)

The circuit has been built by two current mirrors \( M_1 - M_3 \) and \( M_2 - M_4 \). The current through \( M_1 \) is the same than the current of \( M_2 \) and \( I_B \) is the same current flowing through \( M_3 \) and \( M_4 \). Therefore:

\[ I_B = \frac{S_4}{S_2} I_2 \]  

(4.17)
and

\[ V_{GS1} = V_{GS3} + I_B R \]  

(4.18)

substituting \( I_B \) and \( I_2 \) by its characteristic equation:

\[ IS S_3 e^{(V_{GS3}-Vth)/UT} = \frac{S_4}{S_2} e^{(V_{GS3}-Vth+I_B R)/UT} \]  

(4.19)

solving for \( I_B \),

\[ I_B = \frac{n KT}{q R} \ln\left(\frac{S_2}{S_1} \frac{S_4}{S_3}\right) \]  

(4.20)

The \( I_B \) current is then reflected to the current source of the amplifier through the gate of \( M_4 \).

Figure 4.17: IPTAT behaviour.

Figure 4.17 illustrates the \( I_{PTAT} \) simulation where, a temperature sweep shows the variation of the \( I_{ptat} \) with an average of \( dI_{ref}/dT = 85 \mu A/°C \). This simulation results on a fractional temperature coefficient (TFc) of 2741 ppm/°C.

The figure 4.18 shows the Vptat’s layout which measures 45\( \mu m \) × 76.6\( \mu m \).
VL biasing

The VL biasing circuit (figure 4.23) provides a constant current over process-temperatures variations.

This biasing circuit is build by a replica of the $IL$ source (transistors $M_4$), and two inverters. Transistor $ML$ is the replica of transistor $M_4$ from the first OTA stage circuit. The current generated by $ML$ creates a voltage in the node $V_{R1}$ of 150mV. The voltage needed in the gate-bulk is also 150mV. The threshold voltage of the inverters are set to 150mV.

The circuit dynamically adapts the voltage level trough the bulks of the PMOS in-
verters and the gate-bulk of the current source. If a variation in temperature or process produces a decrease in the $I_L$ current, the $V_{R1}$ decrease as well, producing a decrease at the output of the second inverter ($V_L$). This voltage produces a higher current in $ML$ devices. When the changes in process or temperature produce an increase in the $I_L$, $V_{R1}$ increases and $VL$ increases, reducing the current $IL$.

![IL Histogram](image1)

**Figure 4.20:** $IL$ histogram for a process variation simulation.

A 100 run Monte Carlo (MC) simulation of process was performed in order to obtain the variability of the $I_L$ against the process variations. Using typical CMOS models, an $I_L$ of 6.17$nA$ is calculated. In the MC simulation, an average of 6.176$nA$ is obtained with a standard deviation of 21.26$pA$. The results are shown in figure 4.20.

The dimensions of the $VL$ bias circuit are $102.5\mu m \times 34.5\mu m$. The layout is shown in figure 4.21.

![VL Bias Layout](image2)

**Figure 4.21:** $VL$ bias layout
**VOCM biasing**

The VOCM biasing circuits (figure 4.22) sets the outputs common mode voltage ($V_{ocm}$) to the Amplifiers FC and CSA. The desired value of $V_{ocm}$ is 250mV ($VDD/2$).

Replica of both, amplifiers and two inverters, are used in the figure 4.22. The switching voltage of the inverters is 250mV. If $V_{ocm}$ is lower than $VDD/2$ then the output VOCM (250mV typically) will be lower than 250mV, reducing the PMOS $V_{th}$ of the input devices; and the current in the same devices increases, increasing the $V_{ocm}$.

A capacitor $C_1$ is used to stabilize the circuit. The input DC voltage in the replica amplifier is set to ground.

![Figure 4.22: VOCM biasing circuits. Left: Circuit for setting the $V_{o,cm}$. Right: Error Feedback circuit.](image)

![Figure 4.23: $V_{ocm}$ variation against process variation.](image)

The figure 4.23 shows the $V_{ocm}$ simulation where a temperature sweep from 0 to
45°C illustrates an average of $dVref/dT = 43\mu V/°C$ providing a Fractional Temperature coefficient, $FTc$, of $1736\text{ppm}/°C$.

This circuit is formed by three identical inverters whose switching voltage is set to 250mV. If a variation in the process and/or temperature cause an increase in the $V_{th}$ of the NMOS devices, the switching voltage of the inverters decreases causing an increase in the output of the first inverter and $V_{sub}$ increases. As $V_{sub}$ feeds the bulks of all the NMOS devices, the $V_{th}$ of those devices will decrease.

$V_{sub}$ biasing

In order to reduce the $V_{th}$ of the NMOS devices, a substrate voltage of 250mV is needed. The $V_{sub}$ biasing circuit (figure 4.25) dynamically adapts the substrate voltage through process-temperature variations.
The stability of this circuit is controlled by the capacitor.

Figure 4.26 shows the layout of the Vsub circuit whose dimensions are $205\mu m$ by $77\mu m$.

![Figure 4.26: Vsub layout.](image)

**Ultra-Low-Voltage amplifier performance**

A simulation of whole OTA amplifier including its biasing circuits was performed using Spectre of Cadence® software.

![Figure 4.27: Ultra-Low-Voltage amplifier open loop gain.](image)

The simulation shows a differential nominal gain of $80dB$ with a BW of $510KHz$ and a PM of $41.6^\circ$. Figure 4.27 shows the frequency response simulation in magnitude and phase from $1Hz$ to $100MHz$. Moreover, a CMRR of $44dB$ with an input referred
noise of $240 nV/\sqrt{Hz}$ was obtained for the device.

The figure 4.28 illustrates an histogram that describes the ULV-OTA's offset voltage, in which the value obtained was $406 \mu V$. Moreover, the simulated power dissipation was only $1.9 \mu W$.

The simulation results are summarized in table 4.3.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Open loop gain</td>
<td>$80 dB$</td>
</tr>
<tr>
<td>Bandwidth</td>
<td>$510 KH z$</td>
</tr>
<tr>
<td>Phase Margin</td>
<td>$41.6^\circ$</td>
</tr>
<tr>
<td>Input Offset Voltage</td>
<td>$406 \mu V$</td>
</tr>
<tr>
<td>CMRR</td>
<td>$44 dB @ 10 H z$</td>
</tr>
<tr>
<td></td>
<td>$36.8 dB @ 100 H z$</td>
</tr>
<tr>
<td>Input Referred Noise</td>
<td>$240 nV/\sqrt{Hz}$</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td></td>
</tr>
<tr>
<td>only OTA-core</td>
<td>$1.9 \mu W$</td>
</tr>
<tr>
<td>OTA+biases</td>
<td>$4 \mu W$</td>
</tr>
</tbody>
</table>

The simulations results clearly shows that the proposed OTA has an excellent performance and achieves the requirements of low power consumption while having a high gain in the band of interest being appropriate for its usage in portable EEG devices.
The ULV-OTAs layout is shown in figure 4.29, where each stage of the amplifier has been framed. The total dimensions of the OTA device including its biasing circuits are 260μm by 480μm.

Figure 4.29: ULV-OTA layout

4.2 Low-voltage low-power CT ΣΔ ADC

The CT ΣΔ ADC combines an excellent balance between performance, size and ultra-low voltage applications. Also, while reducing amplifier parameters such as settling time and bandwidth does not degrade the AC performance.

By decreasing the supply voltage, the amplifier’s bandwidth is reduced. That makes the use of CT ΣΔ ADC suitable in ultra-low-voltage applications.
4.2.1 Ideal Model

Starting from the desired 16-bit of resolution, the CT $\Sigma\Delta$ ADC was designed. The SNR is computed as follows:

$$DR^2 = 3(2^{2B-1})$$  \hfill (4.21)

$$DR^2 = 3(2^{2 \times 16 - 1})$$  \hfill (4.22)

Hence $DRdB$ is equal to 98.09dB. For computing the OSR for first, second and third order devices, a small Matlab script was developed using the following equation:

$$M = \left(\frac{2}{3\frac{DR^2_\pi}{2L+1}}\right)^\frac{1}{2L+1}$$  \hfill (4.23)

where $M$ represents the estimation of the OSR for each case.

Table 4.4 shows the results of the equation 4.23 for a first, second and third order.

<table>
<thead>
<tr>
<th>Modulator’s order</th>
<th>OSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>1rst</td>
<td>2417</td>
</tr>
<tr>
<td>2nd</td>
<td>150</td>
</tr>
<tr>
<td>3rd</td>
<td>48</td>
</tr>
</tbody>
</table>

For a first order modulator an OSR of 2417 is needed, given a relatively high sampling frequency for the 0.35$\mu$m CMOS ultra-low-voltage system. For the second and third order devices, better sampling frequencies are required. Although for the third order modulator, the lowest sampling frequency is needed, this frequency implies the uses of higher value of resistances and capacitances, generating more thermal noise (see section 3.2.1) and taking up more area. For that reason, a second order modulator was chosen for the AFE. Table 4.5 illustrates the values of resistances and the occupied area (if implemented in a high resistance poly). These values assume capacitances, $C_1$ and $C_2$, of 60$\mu$F and 50$\mu$F respectively.

A CT second order $\Sigma\Delta$ modulator ideal model (figure 4.30) was designed and simulated using the Matlab toolbox [62] in order to calculate its coefficients. Using the
Table 4.5: Resistors values for second and third modulator’s order.

<table>
<thead>
<tr>
<th>Order</th>
<th>( R_1 )</th>
<th>( R_{D1} )</th>
<th>( R_2 )</th>
<th>( R_{D2} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>2nd</td>
<td>5 M( \Omega )</td>
<td>2.5 M( \Omega )</td>
<td>665.4 K( \Omega )</td>
<td>865.43 K( \Omega )</td>
</tr>
<tr>
<td></td>
<td>15,000 ( \mu m^2 )</td>
<td>7,500 ( \mu m^2 )</td>
<td>1,996 ( \mu m^2 )</td>
<td>2,596 ( \mu m^2 )</td>
</tr>
<tr>
<td>3rd</td>
<td>15.64 M( \Omega )</td>
<td>7.78 M( \Omega )</td>
<td>2.08 M( \Omega )</td>
<td>9.34 M( \Omega )</td>
</tr>
<tr>
<td></td>
<td>46,920 ( \mu m^2 )</td>
<td>23,334 ( \mu m^2 )</td>
<td>6,240 ( \mu m^2 )</td>
<td>28,020 ( \mu m^2 )</td>
</tr>
</tbody>
</table>

second order model in the \( Z \)-domain the modulator coefficients \( a = \{0.223, 0.77, 0.074\} \) and \( c = \{0.111, 1.001\} \) were obtained such that the Modulator transfer function becomes:

\[
\frac{z^2 - 2z + 1}{z^2 - 1.225z + 0.4415}
\tag{4.24}
\]

The modulator was simulated using a 15% delay. The obtained bitstream and its respective power spectral density is shown in figure 4.31. A SNR peak of 95dB and a maximum input stable signal of -1.71dB were estimated, according to figure 4.32.
4.2.2 Circuit Model

The Modulator building blocks are shown in figure 4.33. The resistors and capacitors are calculated as:

\[ C_i = \frac{1}{a_i R_i f_s} \]  

(4.25)

The maximum value of the resistance is determined by the maximum thermal noise allowed. As the DAC used is a RZ DAC the equation that models the noise is:
The values of capacitances and resistances for the modulator are shown in table 4.5.

**Amplifier**

A current source Amplifier based OTA has been chosen for the ADC’ integrator (figure 4.34) in order to have greater output swing and wider BW than the FC based OTA. For maximal output swing a $V_{OCM}$ of $VDD/2$ is selected. This topology has not inherent CM operation, therefore, a CM network is added. The amplifier is designed to work at 0.5V supply voltage.

A pseudo-differential pair NMOS (transistors $M_{1a}$ and $M_{1b}$) is used as input devices. The $V_{OCM}$ in these devices is set to $VDD/2$ in order to keep them on, and the nominal value of the bulk, $VDD/2$, reduces the threshold voltage and increases the level of inversion. Transistors M2 are active loads (current sources) whose bulks allows to control $V_{OCM}$ and thus $V_{th}$ reduces to a nominal value of $100mV$. Transistors M3, M4 and capacitors $C_{cm}$ form a feedforward network that performs a common mode operation.

Figure 4.35 shows the small signal model where the open loop gain equation is calculated as:

$$0 = g_{m1}V_{in} + (g_{ds1} + g_{ds2})V_{out}$$  \hspace{1cm} (4.27)
Solving for $V_{out}/V_{in}$:

$$A_v = \frac{-g_{m1}}{g_{ds1} + g_{ds2}} \quad (4.28)$$

The transistors dimensions of the OTA used for the simulation are shown in table 4.6.

<table>
<thead>
<tr>
<th>Device</th>
<th>W ($\mu$m)</th>
<th>L ($\mu$m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$M1_{a,b}$</td>
<td>693</td>
<td>0.35</td>
</tr>
<tr>
<td>$M2_{a,b}$</td>
<td>698</td>
<td>0.35</td>
</tr>
<tr>
<td>$M3$</td>
<td>789.9</td>
<td>0.35</td>
</tr>
<tr>
<td>$M4_{a,b}$</td>
<td>482</td>
<td>0.35</td>
</tr>
</tbody>
</table>

Figure 4.36: ADCs amplifier open loop gain.
Figure 4.36 illustrates the bode plots representing the OTA frequency response in open loop for magnitude and phase. The differential open loop gain of the OTA is 34dB with a BW of 1.063MHz and PM of 83°. Moreover, figure 4.37 shows the CMRR plot for the amplifier which displays 72dB from 1Hz to 2MHz.

Figure 4.37: ADCs amplifier common mode rejection ratio.

Figure 4.38: ADCs amplifier input referred noise.

The noise and offset performance are shown in figures 4.38 and 4.39, respectively. The amplifier has an input referred noise of 90nV/√Hz and an offset of 1mV.
Finally, figure 4.40 shows the amplifier’s layout, whose dimensions are 130\(\mu m\) by 89.5\(\mu m\).

The Modulator’s OTA device performance is summarized in table 4.7.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain</td>
<td>34dB</td>
</tr>
<tr>
<td>BW</td>
<td>1.06MHz</td>
</tr>
<tr>
<td>PM</td>
<td>83°</td>
</tr>
<tr>
<td>CMRR</td>
<td>72dB</td>
</tr>
<tr>
<td>Offset</td>
<td>1mV</td>
</tr>
</tbody>
</table>
Comparator

A single bit quantizer latch-based was implemented for the ADC design, as shown in figure 4.41. The quantizator consists of a sampling stage, a comparation stage and a latch stage.

When the clock is low, the signal is sampled by the switches $M_{s1}$ and $M_{s2}$, made by NMOS transistors; then the signal is compared by the latch type comparator. PMOS transistors of comparator are tied to ground in order to reduce the transistors threshold voltage.

The output of the comparator is valid when the clock is high. Moreover, the signal is latched by the D type Flip-Flop during all the clock period.

Figure 4.41: Single bit quantizer

Figure 4.42 shows the comparator’s layout whose dimensions are 34 $\mu m$ by 98$\mu m$. 

92
Return to Zero Digital to Analog Converter

As mentioned earlier, the RZ DAC avoids the intersymbol interference, therefore, reducing the distortion. The RZ DAC is made by a series of switches (figure 4.43) where NMOS transistors are used to transfer VDD/2 and ground; while PMOS are used to transfer VDD.

When the clock is low, the RZ DAC is active. At the active phase of the DAC two values, 0V and 0.5V, will be dependent of the Quantizers output.

At the inactive RZ DAC phase, i.e. when the clock is high, a constant value of VDD/2 appers at its output.

Figure 4.44 shows the layout of the comparator whose dimensions are 32µm by
The bitsream needs to be applied to a low pass filter in order to reduce the quantization noise and return the modulated signal to the band base. This stage is called decimator.

Here the bitstream is applied to a low pass FIR of 64 coefficients. The representation diagram is shown in figure 4.45. The bistream is first loaded into a shift register of 64 bits. When the register is full, each loaded bit is multiplied by a coefficient of the FIR and all the resulted data is added. The desired output appears at $Y(n)$.
In order to avoid the multiplication stage, an alternative solution is adopted. Thanks to the nature of the bitstream is easy to simplify this stage, by choosing a positive coefficient or negative coefficient if the value of the bit loaded is 1 or 0 respectively. Figure 4.46 illustrates this solution.

The FIR was programmed in VHDL and later synthesized in Cadence. Figure 4.47 shows the resulted diagram where the first bitstream is latched in a shift register, then, the frequency is reduced by a factor of 64 and finally the coefficients are selected and added.
4.2.3 ADC performance

For simulating the ADC, a sinusoidal signal of 100Hz of 190mV_{pp} has been applied to the input of the ADC giving an SNR of 92dB. The figure 4.48 shows the obtained bitsream PSD from the simulation.

![Figure 4.48: ADCs noise shape.](image)

Figure 4.48: ADCs noise shape.

Figure 4.49 shows the layout of the CT-$\Sigma\Delta$ modulator whose dimensions without taking into account the capacitors are 480$\mu$m by 410$\mu$m.

![Figure 4.49: CT $\Sigma\Delta$ Modulator.](image)

Figure 4.49: CT $\Sigma\Delta$ Modulator.
The table 4.8 summarize the results of the $CT$-$\Sigma\Delta$ modulator.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>SNR</td>
<td>95dB</td>
</tr>
<tr>
<td>ENOB</td>
<td>15.48bits</td>
</tr>
<tr>
<td>Max input peak</td>
<td>-1.71dB</td>
</tr>
<tr>
<td>Power dissipation</td>
<td>7μW</td>
</tr>
</tbody>
</table>

The simulations results show that the Modulator has an excellent performance achieving 15.5$bits$ while it dissipates only 7$μW$, being an excellent candidate to be implemented in portable EEG devices.

### 4.3 Conclusions

In this chapter a novel amplifier’s topology able to work at supply voltage of 0.5V was presented. The simulations shown that the proposed amplifier is very suitable to be implemented in biomedical applications, because of its high gain and low power dissipation.

Moreover, this chapter also presented the proposed $CT$-$\Sigma\Delta$ Modulator, that works at supply voltage of 0.5V. The modulator achieves in simulation a resolution of 16$bits$ while dissipating only 7$μW$, which is excellent for biomedical micropower tasks.

The 0.35$μm$ AMS CMOS technology was used to develop the AFE circuit; this technology was made to operate with a maximum of 3.3V supply voltage. Nevertheless, a circuit capable to operate with a supply voltage of 0.5V was developed.

The proposed FIR operates with a supply voltage of 1V; however, by replacing the cells that AMS provides by full custom cells, with special polarization in the substrate, the FIR will be able to operate with a polarization voltage of 0.5V.

Then, based on the excellent performance of the AFE shown by the simulation, the ASIC was fabricated. Figure 4.50 shows a photo of the AFE’s ASIC. The FIR filter occupies the half of the space, while the ULV-OTA and the Modulator occupies the other half. The total dimensions of the AFE are 852$μm$ by 1542$μm$. 
Figure 4.50: AFE's ASIC
Chapter 5

Analog Front End Test

This chapter describes the test and the results obtained from the system that was proposed in the previous chapters. Section 5.1 explains the global function of the test card, section 5.2 and 5.3 show the special cases of the test card configuration for the ULV-OTA and the CT-ΣΔ ADC. Finally, section 5.4 presents the ASIC measurements to verify its performance.

5.1 Test board

The test board was designed to test the ULV-OTA, to perform the test and analysis of the bitstream’s CT-ΣΔ Modulator and to test the complete CT-ΣΔ ADC (the modulator plus the decimation filter). The figure 5.1 shows a photograph of the test card board.

Figure 5.1: Test card circuit.
The overall function of the test card is described in the diagram of the figure 5.2. At the time the test card is initialized, a 16 bits signal predefined by the user (e.g. sinusoidal, white noise, etc.) is charged in the signal generation module. This module consists of a 64K x 16 SRAM and a 16 bits DAC. Moreover, in this step the test type is selected via two multiplexers. Two 16 bits buffers perform the function of the external multiplexer and the second multiplexer is programmed into the FPGA.

Once the test card is configured with the desired test and the signal is loaded, the card sends the signal to the ASIC. Thus, depending on the selected test configuration, that signal could be the signal from ULV-OTA, the bitstream or the 16 bits signal from the ASIC’s ADC. The FIFO sends the signal to the computer via the NI PCI 6533 acquisition card, where the signal is displayed and processed by an user interface developed in LabView.

Figure 5.2: Blocks diagram of the test card
5.2 Ultra-low voltage amplifier Test configuration

This test supports both, first and second ULV-OTA stage open loop gains and band widths, output referred noise, and offset measurements. Additional flexibility is provided through the possibility of changing manually the jumpers, and then modifying the testing functions for the ULV-OTA stages. The figure 5.3 shows the test card’s block diagram and information flow configurations for this test.

When the card is activated, the signal is loaded into the signal generation module and in the case of open loop gain and band width measurement, a frequency sweep from 50Hz to 50KHz signal is selected. For the noise measurement both ULV-OTA inputs are tied to ground.

The signal generator gives a single phase signal, however, the proposed ULV-OTA is a fully differential OTA, which means that positive and negative phases are needed. Therefore, a single differential output unity gain op-amp phase splitter is placed after the signal generator. The output of the splitter is then reduced by an array of resis-
tances in order to achieve values of hundreds of $\mu$-volts.

After the ULV-OTA, an analog signal conditioning stage is placed to isolate and couple the ULV-OTA ASIC’s output with the external ADC. The 16 bit signal is taken by the FIFO, that has a sampling rate of 454KHz, and then it is sent to the PC.

5.3 CT $\Sigma\Delta$ ADC Test

Here two test set up configurations are available: the modulator or the modulator plus the decimation filter. With the modulator test, the bitstream is analyzed, while the modulator plus the filter test gives both, the INL and DNL measurements.

5.3.1 CT $\Sigma\Delta$ Modulator Test

This test set up allows the analysis of the bitstream and its PSD. The SNR, SINAD and ENOB result from this test analysis.

A sinusoidal signal is loaded in the signal generation module, as a first step in the board test set up configuration. The CT-$\Sigma\Delta$ modulator is feed by the phase splitter stage that has a unitary gain and an output common mode of 0.25V. The modulator works with a clock of 30 $KHz$ and voltage levels of 0 and 0.5V.

The modulator’s output bitstream has a low value of 0V and a high value of .5V. Nevertheless, the FPGA recognizes a high value as a 3.3V. In order to, communicate the ASIC with the FPGA, a simple comparator is placed to pull up the bitstream values.

The FIFO, working at 30$KHz$, receives the bitstream and sends it to the PC via the NI card.

The FIR filter could be programmed in the FPGA, such that a programmable filter could be tested. Figure 5.4 illustrates the block and information diagram of this test.

5.3.2 Modulator with Decimation filter Test

In this test the INL, DNL and the Histogram are measured from the ASIC’s ADC (Modulator + FIR).
As in the other configurations, the signal is first loaded, in this case a sinewave. Then the ADC is fed by the unity gain phase splitter, whose output common mode voltage is 250mV. In this test set up the ADC works with a clock of 30KHz.

The ASICs FIR output is taken by the FPGA. However, the high value of the FIR is 1V and the low value is 0V while the FPGA needs a high value input of 3.3V. For that reason, an array of comparators is placed between the FIR’s output and the FPGA input, in order to pull up the high value of the FIR. Finally the signal is received by the FIFO and it is sent to the PC via the NI card.

Figure 5.5 illustrates the block and information diagram for this test set up.

5.4 Test results

The following section presents the results obtained from the test set ups explained previously. First, the ULV-OTA results are presented in subsection 5.4.1 and second,
5.4.1 ULV-OTA test results

For testing the open loop gain of both stages, a sweep signal from $50Hz$ to $50KHz$ was used. For the first stage, the signal was reduced by an array of resistors to a level of $200\mu V$, having an input common mode voltage of $0V$.

The measured open loop gain was $38.8dB$ with a bandwidth of $10.23KHz$. The figure 5.6 shows the measured gain for the first stage. The measured offset for this stage was $400\mu V$. 

the ADC results are presented in subsection 5.4.2.
The figure 5.7 shows the measured output referred noise. For this test, both inputs were tied to ground and then the noise was measured at the output of the first stage. The ULV-OTA has a noise of 1.4\textit{mVrms} in band of interest (0.5Hz to 100Hz).

For measuring the open loop gain of the second stage, a frequency sweep from 50Hz to 50KHz with a 250mV input common mode was used.

The figure 5.8 shows the measured open loop gain for the second stage, where the gain was 18.6dB and the bandwidth was 6.45KHz.

The output swing was also measured since this stage was designed to improve
The figure 5.9 shows the measured output swing of the second stage. The CH1 represents the x-axis while the CH2 represents the y-axis. A 300 mV output swing with 2% of distortion was obtained.

5.4.2 ADC test results

In this test a sinusoidal signal of 50 Hz with 440 mVpp and 250 mV input common mode has been applied to the CT-ΣΔ modulator.

The measured bitstream is shown in the figure 5.10. However, since the signal in
time domain doesn’t have information, the PSD of the bitstream has been estimated.

![Bitstream](image1)

**Figure 5.10:** Bitstream.

From the figure 5.11 the measured SNR is 94.2\,dB the ENOB is 15.35 \textit{bits} and the SINAD is 94.38\,dB.

![PSD of the bitstream](image2)

**Figure 5.11:** PSD of the bitstream.

The figure 5.12 shows the measured dynamic range of the modulator. The maximum peak is presented at an input signal of -1.11\,dB and the minimum input signal is -70.69\,dB.
Finally, the modulator plus the FIR filter were tested, measuring its DNL and INL. The figure 5.13 shows this measurement. A DNL of +.783 / -.62 LSB with non missing code, and an INL of +.34 / -2.31 LSB were obtained.

Figure 5.13: Histogram, DNL and INL.
5.5 Conclusions

In this chapter the detailed development of the full custom test board was presented. The test board is able to test the proposed ULV-OTA, the ΣΔ Modulator with or without the FIR filter.

Tables 5.1 and 5.2 present a comparison summary of the measurement results for the ULV-OTA and the modulator, respectively.

For the ULV-OTA measurements of open-loop gain, bandwidth, offset, output noise and power dissipation were done. However, the overall ULV-OTA gain was not measured, since the lower achievable $V_{pp}$ of the input signal was $500 \mu V$. With this value in the input signal, the output of the ULV-OTA is saturated. Then open-loop gain was measured in each stage.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Measurement</th>
<th>Simulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>0.5V</td>
<td>0.5V</td>
</tr>
<tr>
<td>Open loop gain</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1rst stage</td>
<td>38.8dB</td>
<td>53dB</td>
</tr>
<tr>
<td>2nd stage</td>
<td>18.6dB</td>
<td>32.5dB</td>
</tr>
<tr>
<td>Bandwidth</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1rst stage</td>
<td>10.23kHz</td>
<td>5.2MHz</td>
</tr>
<tr>
<td>2nd stage</td>
<td>6.45kHz</td>
<td>24.34kHz</td>
</tr>
<tr>
<td>Offset</td>
<td>400\mu V</td>
<td>406\mu V</td>
</tr>
<tr>
<td>Output Noise</td>
<td>1.4mVrms@100Hz</td>
<td>9mVrms@100Hz</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>2\mu W</td>
<td>1.89\mu W</td>
</tr>
</tbody>
</table>

From table 5.1, is possible to see that the open-loop-gain and bandwidth from simulation and test differ by a significant amount. This is caused, perhaps, by the $I_{pat}$ circuit. Power dissipation and offset seem to match better to the simulation results.

The modulator was tested using a 50Hz sine signal. The measurements performed were Signal to Noise Ratio, Effective Number of Bits, Maximum input peak, Power Dissipation. The test results of the modulator match perfectly with the simulation results showing an excellent design of the ΣΔ Modulator.
In addition to the presented test of the modulator, the modulator was tested in combination with the FIR filter, obtaining excellent measurements of INL, DNL and without any missing code.

Table 5.2: CΣΔ modulator comparison summary.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Measurement</th>
<th>Simulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>0.5V</td>
<td>0.5V</td>
</tr>
<tr>
<td>SNR</td>
<td>94.2dB</td>
<td>95dB</td>
</tr>
<tr>
<td>ENOB</td>
<td>15.35bits</td>
<td>15.48bits</td>
</tr>
<tr>
<td>Max input peak</td>
<td>-1.11dB</td>
<td>-1.71dB</td>
</tr>
<tr>
<td>INL</td>
<td>+.34/-2.31 LSB</td>
<td>-</td>
</tr>
<tr>
<td>DNL</td>
<td>+.78/-62 LSB</td>
<td>-</td>
</tr>
<tr>
<td>Missing Code</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>7μW</td>
<td>7μW</td>
</tr>
</tbody>
</table>
Chapter 6

A 0.13µm CMOS Discrete-Time ∑∆ Modulator

This chapter presents a ULV-Discrete Time (DT) ∑∆ Modulator developed in a 0.13µm CMOS technology by STMicroelectronics. This process is a multi-well technology that allows NMOS and PMOS isolated substrates, having available design architectures that the 0.35µm CMOS process would not allow, due to the necessity of connectivity the NMOS substrates to the same potential. However, the 0.13µm CMOS process is a deep submicron digital technology that does not have a special layer to make high resistances. For example a resistor of 2.5MΩ occupies an area of 9,804µm² using 0.13 µm process while in 0.35 µm CMOS technology it occupying just 7,500µm². Therefore, if the CT ∑∆ modulator, reported in section 4, is implemented in this technology the circuit will occupy excessive area having much higher cost. Hence, a DT ∑∆ modulator was selected to use 0.13µm CMOS technology.

The chapter presents the ideal modulator model in section 6.1, the analysis of the modulator circuit in section 6.2 and the simulation results in section 6.3.

6.1 Ideal Model

A second order modulator was choosen due to its good stability. The figure 6.1 shows the architecture of the modulator.

Figure 6.1: Second order DT ∑∆ Modulator.
The modulator is designed for a desired 16 bits of resolution for which the SNR can be evaluated as follows:

\[ \text{SNR} = 6.02 \times \text{ENOB} + 1.76 \]  \hspace{1cm} (6.1)

SNR is then 98 dB and an OSR of 150 is needed.

In order to compute the modulator’s coefficients the ΣΔ Matlab Toolbox [62] was used. The obtained coefficients are \( \{a_1 = 0.2673, a_2 = 0.2309, b_1 = 0.2673 \text{ and } c_1 = 0.3\} \). The \( a_i \) coefficients are the DAC’s coefficients and the \( b_1 \) and \( c_1 \) are scaling coefficients.

The figure 6.2 show the bitstream of the ideal model simulated with the ΣΔ Matlab Toolbox. In this simulation the technology limitations are not took into account. The figure 6.3 shows the PSD of the bitstream.

Figure 6.2: Bitstream of the ideal model.

In figure 6.4 the dynamic range is shown, where the maximum input is -1.71 dB with a SNR of 92 dB.

6.2 Modulator’s Circuit

The figure 6.5 shows the schematic circuit of the modulator. In order to calculate the value of the capacitances, the difference equations of the modulator (eqs. 6.2 and
For computing the values of $C_1$ and $C_2$ we have:

$$x_1(n + 1) = x_1(n) + b_1 u(n) - a_1 v(n)$$

(6.2)

where $x_1 = Vx_1/V$, $u = (Vin - 0.25V)/0.25V$ and $v = 2v_d - 1$.

Substituting,
\[ V_{x_1}(n+1) = V_{x_1}(n) + b_1 \frac{V_{in} - .25}{.25} - a_1[2v_d - 1]1V \]  \hspace{1cm} (6.3)

\[ V_{x_1}(n+1) = V_{x_1}(n) + \frac{b_1V_{in}}{.25} - 2a_1v_d1V \]  \hspace{1cm} (6.4)

\[ V_{x_1}(n+1) = V_{x_1}(n) + 1.096V_{in} - .5346V_d \]  \hspace{1cm} (6.5)

\[ V_{x_1}(n+1) = V_{x_1}(n) + \frac{2C_1}{C_2} V_{in} - \frac{2C_1}{C_2} V_{DD}v_d \]  \hspace{1cm} (6.6)

Then,

\[ \frac{2C_1}{C_2} = 1.092 \]  \hspace{1cm} (6.7)

or

\[ \frac{2C_1}{C_2} \cdot 0.5 = .5346 \]  \hspace{1cm} (6.8)
Making $C_1$ equal to $1pF$, $C_2$ is $1.87pF$.

For obtaining the values of $C_4$, $C_5$ and $C_6$ we have,

$$x_2(n + 1) = x_2(n) + c_1x_1(n) - a_2v(n) \tag{6.9}$$

Substituting,

$$Vx_2(n + 1) = Vx_2(n) + \frac{2V_{in}}{3} - .2309[2v_d - 1]V \tag{6.10}$$

$$Vx_2(n + 1) = Vx_2(n) + \frac{2C_4V_{in}}{C_5} - \frac{2C_5V_{DD}}{C_5}v_d + .2309V \tag{6.11}$$

Then,

$$\frac{2C_4}{C_5} = \frac{2}{3} \tag{6.12}$$

or

$$\frac{2C_6}{C_5} \cdot 0.5 = 0.4618 \tag{6.13}$$

Making $C_5$ equal to $2pF$, $C_4$ is $0.666pF$ and $C_6$ is $0.923pF$.

### 6.2.1 Ultra-low voltage OTA

A modified version of the OTA proposed in chapter 4 is now described. The first stage is based in the FC-OTA and the second stage is based in the CSA topology. As the tail current were removed for the design, a common mode feedforward (CMFF) and common mode feedback (CMFB) circuits are added.
First stage OTA

The core of this topology is similar to the 0.35 μm ULV-OTA. The main differences arise in the input device (NMOS) and in the added gain boost circuit. The proposed circuit is shown in figure 6.6.

A pseudo-differential input NMOS pair is used as input ($M_{1a}$ and $M_{1b}$). The bulks of the input devices are forward biased in order to reduce the $V_{TH}$ and increase the inversion level. Transistors $M_{3a}$ and $M_{3b}$ constitute two symmetric CGA whose bulk is forward biased. The gate of these transistors is fed by the output of the gain boost circuit. This circuit allows an increase in $r_{out}$ to about $r_{out}/A_{boost}$.

Transistors $M_{2a}$ and $M_{2b}$ are the current sources for the CGA and for the input devices. The gate of these transistors are fed by the CMFF circuit. Both CGAs have an active load performed by transistors $M_{4a}$ and $M_{4b}$, its gate are used to set the $V_{ocm}$. The desired $V_{ocm}$ is $V_{DD}/2$ in order to have maximum output swing.

The small signal model of the proposed OTA is shown in figure 6.7.

The $r_{out}$ is given by:

$$r_{out} = \frac{\left( r_{ds3} + r_e + (gm_3 + gm_{b3})r_{ds3}r_e \right) \left| r_{ds4} \right| gm_{boost} r_{boost}}{g_{ds1} + g_{ds2}} \quad (6.14)$$

Where $r_e$ is $1/(g_{ds1} + g_{ds2})$, then:
Figure 6.7: OTAs small signal model

\[ r_{\text{out}} = \frac{g_{ds1} + g_{ds2} + g_{ds3} + g_{m3} + g_{m6}}{g_{ds4}(g_{ds1} + g_{ds2} + g_{ds3} + g_{m3} + g_{m6}) + g_{ds3}(g_{ds1} + g_{ds2})} \left( \frac{g_{m\text{boost}}}{g_{ds\text{boost}}} \right) \]  \hspace{1cm} (6.15)

The gain is therefore:

\[ A_e = \frac{-g_m g_{m\text{boost}}(g_{ds3} + g_{m3} + g_{m6})}{(g_{ds4}(g_{ds1} + g_{ds2} + g_{ds3} + g_{m3} + g_{m6}) + g_{ds3}(g_{ds1} + g_{ds2})) g_{ds\text{boost}}} \]  \hspace{1cm} (6.16)

where \( g_{m\text{boost}} \) and \( g_{ds\text{boost}} \), are \( g_{m6} \) and \( g_{g5} + g_{ds6} \) respectively.

The frequency response of the OTA is:

\[ \frac{V_{\text{out}}(s)}{V_{\text{in}}(s)} = \left( \frac{g_m(g_{ds3} + g_{m3} + g_{mb3} + sC_c)}{K + A s + B s^2} \right) \left( \frac{g_{m6} - sC_6}{g_{ds5} + g_{ds6} + sC_5} \right) \]  \hspace{1cm} (6.17)

where

\[ a = A/K \]

\[ b = B/K \]
and

\[ A = (g_{ds3} + g_{ds4})C_2 + (g_{ds1} + g_{ds2} + g_{ds4})C_c + (g_{ds1} + g_{ds2} + g_{ds3} + g_m3 + g_{mb3})C_3, \]

\[ B = C_3C_2 + C_3C_c + C_2C_c, \]

\[ K = g_{ds3}(g_{ds1} + g_{ds2}) + g_{ds4}(g_{ds1} + g_{ds2} + g_{ds3} + g_m3 + g_{mb3}) \]

the dominant pole is therefore,

\[ p_1 = -\frac{g_{ds3} + g_{ds4}}{C_c} \]

and the GBW defined as \( A_v[p_1] \) is:

\[ GBW = \frac{g_m1(g_m3 + g_{mb3})}{(g_{ds1} + g_{ds2})(g_{ds5} + g_{ds6})C_c} \]  

(6.18)

Figure 6.8 shows the simulated open loop gain for this stage. The obtained gain was 42dB with a BW of 20MHz and a phase margin of 90°.

**ULV-OTA second stage**

As we mention before, this output stage is cascaded after the first stage in order to achieve higher gain while maximizing the output swing.
Devices NMOS $M_{7a}$ and $M_{7b}$ are used as input transistors. Transistors $M_8$ are current sources; and their gates are connected to the CMFB output circuit, in order to set the $V_{ocm}$ in $V_{DD}/2$. Figure 6.9 shows the diagram of the Current Source Amplifier (CSA).

![Diagram of Current Source Amplifier](image)

Figure 6.9: ULV-OTA second stage.

The gain of this stage is obtained by analyzing the small signal model (figure 6.10):

![Small Signal Model Diagram](image)

Figure 6.10: Output OTAs small signal model

\[ 0 = g_{m7}V_{in} + (g_{ds7} + g_{ds8})V_{out} \]  
\[ (6.19) \]

Solving for $V_{out}/V_{in}$ we obtain the voltage gain as follows:

\[ A_{v2} = \frac{-g_{m7}}{g_{ds7} + g_{ds8}} \]  
\[ (6.20) \]
The simulated open loop gain is $25.8dB$ with a BW of $14MHz$ and PM of $92.5^\circ$. The simulation is shown in figure 6.11.

![Figure 6.11: Open loop gain and phase of the second stage.](image)

The whole amplifier gain is:

$$A_{v_{out}} = A_{v1} \times A_{v2} \quad (6.21)$$

The transistors dimensions of the ULV-OTA used for the simulations are shown in the table 6.1.

<table>
<thead>
<tr>
<th>Device</th>
<th>$W$</th>
<th>$L$</th>
<th>Device</th>
<th>$W$</th>
<th>$L$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$M1_{a,b}$</td>
<td>1.2 $\mu$m</td>
<td>$\mu$m</td>
<td>$M7_{a,b}$</td>
<td>1.18 $\mu$m</td>
<td>$\mu$m</td>
</tr>
<tr>
<td>$M2_{a,b}$</td>
<td>119.45 $\mu$m</td>
<td>$\mu$m</td>
<td>$M8_{a,b}$</td>
<td>10 $\mu$m</td>
<td>$\mu$m</td>
</tr>
<tr>
<td>$M3_{a,b}$</td>
<td>9 $\mu$m</td>
<td>$\mu$m</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$M4_{a,b}$</td>
<td>.43 $\mu$m</td>
<td>$\mu$m</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$M5_{a,b}$</td>
<td>5 $\mu$m</td>
<td>$\mu$m</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$M6_{a,b}$</td>
<td>.8 $\mu$m</td>
<td>$\mu$m</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The figure 6.12 shows the gain and phase plots of the whole proposed amplifier. A gain of $66dB$ is obtained with a BW of $600MHz$. 

120
The figure 6.13 shows the montecarlo simulation for obtaining the offset. The obtained offset is $1.18mV$.

The results are summarized in table 6.2.
6.2.2 Biasing Circuits

The circuits here presented are used to set the DC operational point of the amplifier and they also are used as CMFF and CMFB circuits.

For the first stage to circuits are developed, a CMFF and CMFB circuit while for the second stage only a CMFB circuit has been developed.

Switched Capacitor Common Mode Feedback Circuit

A Switched Capacitor (SC) common mode feedback (CMFB) circuit is used to stabilize the output common mode voltage. Figure 6.15 shows the SC-CMFB circuit.

The SC CMFB circuit consists of a $C_c$ and $C_s$ capacitors, and eight switches controled by two clocks with non-overlapping phases.

In the SC CMFB the $V_{ocm}$ represents the desired biasing output common mode voltage, $V_{desired}$ represents the desired biasing voltage for the OTA current sources $M4_i$ for getting the $V_{ocm}$.
During the active phase $\phi_1$, $C_s$ is charged with $V_{ocm} - V_{desired}$; when phase $\phi_2$ is active, the charges are redistributed between $C_s$ and $C_c$.

Figure 6.15: SC-Common mode feedback circuit.

Figure 6.16: First stage output common mode.

The convergence for CMFB of the first stage is shown in figure 6.16.

Figure 6.17 shows the CMFB convergence for the second amplifier stage.

The convergence for both stages occurs at 416$\mu$S.
Common mode Feedforward Circuit

As the $I_{\text{tail}}$ has been removed, a common mode feedforward circuit is needed for performing the CM operation. Figure 6.18 shows the circuit.

The circuit performs a transconductor whose differential transconductance is zero. The output current of this transconductor is subtracted out from the output current of the ULV-OTA. The circuits then performs a feedforward cancellation path.

The current of this circuits is fed in the ULV-OTA by means of the device $M_{10}$ and $M_{13}$.

Figure 6.17: Second stage output common mode.

Figure 6.18: Common mode Feedforward circuit.
The devices should be one half of the ULV-OTA input devices.

6.2.3 Switch

The switch is performed by a simple transmission gate circuit, that is shown in figure 6.19.

![Transmission gate circuit used as CMOS switch](image)

Figure 6.19: Transmission gate circuit used as CMOS switch.

6.2.4 Comparator

Figure 6.20 shows the latch based comparator. The comparator consists of a sampling stage, performed by switches $S_1$ and $S_2$, a bulk-driven comparator stage and a D-latch.

When the CLK is high, the switches $S_1$ and $S_2$ are sampling the input signal. Then when the CLK is low the signal is compared, having a valid output. Finally the signal is feed into the D-latch. The latch works with a delayed version of the CLK’s high value.
6.3 DT-$\Sigma\Delta$ Modulator performance

The results are summarized in the table 6.3.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>SNR</td>
<td>92dB</td>
</tr>
<tr>
<td>ENOB</td>
<td>14.99 bits</td>
</tr>
<tr>
<td>Max. input peak</td>
<td>-1.7 dB</td>
</tr>
</tbody>
</table>

The achieved SNR was 92dB with an OSR of 150. However by incrementing the OSR a higher SNR could be obtained.

6.4 Conclusions

In this chapter the design of a DT-$\Sigma\Delta$ Modulator developed in a 0.13$\mu$m CMOS technology by STMicroelectronics working at supply voltage of 0.5V was presented. The DT Modulator was selected over its CT counterpart, because, if an architecture similar to the proposed in chapter 4 is implemented, more area is needed incrementing enormously the cost.

The ideal modulators was simulated, showing a good performance of the DT Modulator. As a result of the good behavior of the modulator, a circuit was designed. In this first design, it has not been considered the compensation of the skew effects, mismatch contributions, non-ideal switching effects. However, preliminary results show the viability of developing this modulator architecture using a supply voltage of 0.5V.
Chapter 7

Conclusions and Future work

7.1 Conclusions

In this work, the implementation feasibility of ultra-low voltage circuits for an EEG using a 0.35μm CMOS technology has been studied. Particularly an ULV-OTA and a CT ΣΔ modulator with their bias circuits were developed.

A novel architecture for the ULV-OTA was proposed in this thesis. The ULV-OTA was customized for processing of EEG signals and consists of two stages. The first stage is based on a FC-OTA and the second stage is based on a CS-Amplifier which was added to increase the output swing of the signal.

Table 7.1 shows a comparative performance parameters obtained from measurements and simulations.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Measurement</th>
<th>Simulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>0.5V</td>
<td>0.5V</td>
</tr>
<tr>
<td>Open loop gain</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1rst stage</td>
<td>38.8dB</td>
<td>53dB</td>
</tr>
<tr>
<td>2nd stage</td>
<td>18.6dB</td>
<td>32.5dB</td>
</tr>
<tr>
<td>Bandwidth</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1rst stage</td>
<td>10.23KHz</td>
<td>5.2MHz</td>
</tr>
<tr>
<td>2nd stage</td>
<td>6.45KHz</td>
<td>24.34KHz</td>
</tr>
<tr>
<td>Offset</td>
<td>400μV</td>
<td>406μV</td>
</tr>
<tr>
<td>Output Noise</td>
<td>1.4mVRms@100Hz</td>
<td>9mVRms@100Hz</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>2μW</td>
<td>1.89μW</td>
</tr>
</tbody>
</table>

An increment in the gate voltage of the $M_2$ devices, provoked by the Iptat bias circuit, could be the cause of the gain degradation in the first stage.
Even though the measurements do not match with the simulation results, the performance of the proposed ULV-OTA can be compared with previously reported devices. In table 7.2, the simulation results of this work are compared with the state-of-the-art. The power dissipation performance is one of the best compared with the latest reported devices.

Table 7.2: Low-voltage amplifiers specification comparison.

<table>
<thead>
<tr>
<th>Supply</th>
<th>Gain</th>
<th>BW</th>
<th>Consumption</th>
<th>Noise</th>
<th>Process</th>
<th>Ref</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5V</td>
<td>52dB</td>
<td>2.5MHz</td>
<td>110μW</td>
<td>280 V/√Hz @10KHz</td>
<td>0.18μm</td>
<td>[43] (body)</td>
</tr>
<tr>
<td>0.5V</td>
<td>62dB</td>
<td>10MHz</td>
<td>75μW</td>
<td>225 V/√Hz @10KHz</td>
<td>0.18μm</td>
<td>[43] (gate)</td>
</tr>
<tr>
<td>0.5V</td>
<td>55dB</td>
<td>8.7MHz</td>
<td>77μW</td>
<td>157 V/√Hz @10KHz</td>
<td>0.18μm</td>
<td>[44]</td>
</tr>
<tr>
<td>0.5V</td>
<td>61dB</td>
<td>41MHz</td>
<td>510μW</td>
<td>28 V/√Hz @10KHz (in)</td>
<td>0.18μm</td>
<td>[45]</td>
</tr>
<tr>
<td>0.5V</td>
<td>58dB</td>
<td>13.5MHz</td>
<td>.085μW</td>
<td>–</td>
<td>0.18μm</td>
<td>[46]</td>
</tr>
<tr>
<td>0.5V</td>
<td>65dB</td>
<td>550kHz</td>
<td>28μW</td>
<td>675 V/√Hz @10KHz (in)</td>
<td>0.18μm</td>
<td>[47]</td>
</tr>
<tr>
<td>0.5V</td>
<td>90dB</td>
<td>100kHz</td>
<td>1.5μW</td>
<td>–</td>
<td>0.35μm</td>
<td>[48]</td>
</tr>
<tr>
<td>0.5V</td>
<td>80dB</td>
<td>510kHz</td>
<td>2μW</td>
<td>240 V/√Hz</td>
<td>0.35μm</td>
<td>This work</td>
</tr>
</tbody>
</table>

For the ADC, a 2nd order CT-ΣΔ architecture was proposed. The CT ΣΔ modulator works with a 150 OSR and achieves a SNR of 94.2dB. The modulator was designed to operate with 0.5V of supply voltage. The modulator was customized for EEG signals, such that the input signal must be between 0.5Hz and 100Hz. The FIR based decimation filter, was not optimzed to work at 0.5V, however it operates at low voltage of 1V.

The table 7.3, shows the results obtained from the simulation and from the test. There is a high coherency among the results showing that the modulator has a good performance.

The results of the ULV-OTA and the excellent performance of the CT-ΣΔ modulator, show that it is possible to implement ultra low voltage circuits in this technology with some restrictions in bandwidth and speed. Moreover, the results show that the proposed AFE is very suitable for biomedical low-power dissipation as a portable EEG device. A comparison among the proposed modulator with other reported modulators is shown in table 7.4, where is possible to see that the performance of our modulator.

In addition to the ASIC developed in 0.35μm CMOS technology, a Discrete-Time ΣΔ modulator was designed and simulated using a 0.13μm CMOS technology. A sec-
Table 7.3: CTΣΔ modulator comparison summary.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Measurement</th>
<th>Simulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>0.5V</td>
<td>0.5V</td>
</tr>
<tr>
<td>SNR</td>
<td>94.2dB</td>
<td>95dB</td>
</tr>
<tr>
<td>ENOB</td>
<td>15.35bits</td>
<td>15.48bits</td>
</tr>
<tr>
<td>Max input peak</td>
<td>-1.11dB</td>
<td>-1.71dB</td>
</tr>
<tr>
<td>INL</td>
<td>+.34/-2.31 LSB</td>
<td>-</td>
</tr>
<tr>
<td>DNL</td>
<td>+.78/-62 LSB</td>
<td>-</td>
</tr>
<tr>
<td>Missing Code</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>7μW</td>
<td>7μW</td>
</tr>
</tbody>
</table>

Table 7.4: CT ΣΔ ADC specification comparison.

<table>
<thead>
<tr>
<th>Supply</th>
<th>SNDR</th>
<th>BW</th>
<th>Consumption</th>
<th>Process</th>
<th>Ref</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5V</td>
<td>74dB</td>
<td>25KHz</td>
<td>300μW</td>
<td>0.18μm</td>
<td>[55]</td>
</tr>
<tr>
<td>0.5V</td>
<td>81dB</td>
<td>25KHz</td>
<td>300μW</td>
<td>0.18μm</td>
<td>[56]</td>
</tr>
<tr>
<td>1.5V</td>
<td></td>
<td>15MHz</td>
<td>70mW</td>
<td>0.13μm</td>
<td>[57]</td>
</tr>
<tr>
<td>1.5V</td>
<td>74dB</td>
<td>600KHz</td>
<td>6mW</td>
<td>90nm</td>
<td>[58]</td>
</tr>
<tr>
<td>0.5V</td>
<td>94.2dB</td>
<td>100Hz</td>
<td>7μW</td>
<td>0.35μm</td>
<td>This work</td>
</tr>
</tbody>
</table>

A second order modulator was selected, having an OSR of 150 and obtaining a SNR of 92dB.

Table 7.5: DT-ΣΔ Modulator performance.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Simulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>SNR</td>
<td>92dB</td>
</tr>
<tr>
<td>ENOB</td>
<td>14.99 bits</td>
</tr>
<tr>
<td>Max. input peak</td>
<td>-1.7 dB</td>
</tr>
</tbody>
</table>

The OTA’s topology in the modulator is similar to the one proposed in chapter 4. This topology, obtained a higher bandwidth and settling time, therefore, it is a good candidate to be used in the modulator’s integrator device.

The DT ΣΔ modulator was simulated only and the results appear in table 7.5.

The main contributions of this research work are:

- Ultra-low voltage OTA novel topology
- Biasing circuits
• Full Custom Test board
• An ultra-low voltage low power CT-ΣΔ Modulator
• An ultra-low voltage DT-ΣΔ Modulator

7.2 Future Work

As the ULV-OTA did not achieve the expected results, an analysis and evaluation of other Iptat circuit are suggested. Moreover, some improvements in the CM feedforward path could be done.

Once the test of the amplifier match the expected parameters, a multichannel AFE must be designed.

Future analysis for higher order CT ΣΔ modulator must be done in order to reduce the OSR.

In a short term, the layout for the DT ΣΔ modulator and its test card must be developed.

Other work to continue with this development are:

• Add a digital processing algorithms for artifacts removal
• Add a transceiver
• Include a programmable gain amplifier in the overall device
Bibliography


